loadpatents
Patent applications and USPTO patent grants for Loughmiller; Daniel R..The latest application filed is for "circuit and method for contact pad isolation".
Patent | Date |
---|---|
Clamp circuit with fuse options Grant 7,468,623 - Sher , et al. December 23, 2 | 2008-12-23 |
Circuit and method for configuring CAM array margin test and operation Grant 7,254,753 - Loughmiller August 7, 2 | 2007-08-07 |
Circuit and method for contact pad isolation App 20070109016 - Loughmiller; Daniel R. | 2007-05-17 |
Communication device for a logic circuit Grant 7,196,544 - Loughmiller March 27, 2 | 2007-03-27 |
Communication device for a logic circuit App 20060176076 - Loughmiller; Daniel R. | 2006-08-10 |
Communication device for a logic circuit Grant 7,053,650 - Loughmiller May 30, 2 | 2006-05-30 |
Circuit and method for measuring and forcing an internal voltage of an integrated circuit Grant 6,946,863 - Loughmiller , et al. September 20, 2 | 2005-09-20 |
Controller for delay locked loop circuits Grant 6,901,013 - Jones , et al. May 31, 2 | 2005-05-31 |
Clamp circuit with fuse options Grant 6,885,238 - Sher , et al. April 26, 2 | 2005-04-26 |
Communication device for a logic circuit App 20050024093 - Loughmiller, Daniel R. | 2005-02-03 |
Circuit and method for configuring CAM array margin test and operation App 20050022079 - Loughmiller, Daniel R. | 2005-01-27 |
High density dynamic ternary-CAM memory architecture Grant 6,847,534 - Loughmiller January 25, 2 | 2005-01-25 |
Method of reducing standby current during power down mode Grant 6,836,437 - Li , et al. December 28, 2 | 2004-12-28 |
Split word line ternary CAM architecture Grant 6,836,419 - Loughmiller December 28, 2 | 2004-12-28 |
Method for contact pad isolation Grant 6,822,475 - Loughmiller November 23, 2 | 2004-11-23 |
Controller for delay locked loop circuits Grant 6,809,974 - Jones , et al. October 26, 2 | 2004-10-26 |
High density dynamic ternary-CAM memory architecture App 20040196701 - Loughmiller, Daniel R. | 2004-10-07 |
High density dynamic ternary-CAM memory architecture Grant 6,744,654 - Loughmiller June 1, 2 | 2004-06-01 |
Power reduction for delay locked loop circuits Grant 6,737,897 - Gomm , et al. May 18, 2 | 2004-05-18 |
Method for contact pad isolation App 20040046591 - Loughmiller, Daniel R. | 2004-03-11 |
Method of reducing standby current during power down mode App 20040042282 - Li, Wen ;   et al. | 2004-03-04 |
High density dynamic ternary-CAM memory architecture App 20040037104 - Loughmiller, Daniel R. | 2004-02-26 |
Split word line ternary CAM architecture App 20040037103 - Loughmiller, Daniel R. | 2004-02-26 |
Clamp circuit with fuse options App 20040027190 - Sher, Joseph C. ;   et al. | 2004-02-12 |
Method of reducing standby current during power down mode Grant 6,665,219 - Li , et al. December 16, 2 | 2003-12-16 |
Circuit and method for contact pad isolation Grant 6,628,144 - Loughmiller , et al. September 30, 2 | 2003-09-30 |
Method for noise and power reduction for digital delay lines Grant 6,586,979 - Gomm , et al. July 1, 2 | 2003-07-01 |
Controller for delay locked loop circuits App 20020191462 - Jones, William ;   et al. | 2002-12-19 |
Power reduction for delay locked loop circuits App 20020190767 - Gomm, Tyler J. ;   et al. | 2002-12-19 |
Method of reducing standby current during power down mode App 20020181299 - Li, Wen ;   et al. | 2002-12-05 |
Method of characterizing a delay locked loop App 20020181296 - Jones, William ;   et al. | 2002-12-05 |
Method for noise and power reduction for digital delay lines App 20020135409 - Gomm, Tyler J. ;   et al. | 2002-09-26 |
Delay line tap setting override for delay locked loop (DLL) testability Grant 6,448,756 - Loughmiller September 10, 2 | 2002-09-10 |
Method of reducing standby current during power down mode Grant 6,438,060 - Li , et al. August 20, 2 | 2002-08-20 |
Circuit and method for contact pad isolation App 20020109529 - Loughmiller, Daniel R. ;   et al. | 2002-08-15 |
Method Of Reducing Standby Current During Power Down Mode App 20020110035 - Li, Wen ;   et al. | 2002-08-15 |
Circuit and method for contact pad isolation Grant 6,396,300 - Loughmiller , et al. May 28, 2 | 2002-05-28 |
Clamp circuit with fuse options App 20020030539 - Sher, Joseph C. ;   et al. | 2002-03-14 |
Circuit and method for testing an integrated circuit App 20010042233 - Loughmiller, Daniel R. | 2001-11-15 |
Circuit and method for testing an integrated circuit Grant 6,266,794 - Loughmiller July 24, 2 | 2001-07-24 |
Circuit for contact pad isolation Grant 6,114,878 - Loughmiller , et al. September 5, 2 | 2000-09-05 |
Drive-current modulated output driver Grant 6,097,223 - Loughmiller August 1, 2 | 2000-08-01 |
System and method for an antifuse bank Grant 6,088,282 - Loughmiller , et al. July 11, 2 | 2000-07-11 |
Circuit and method for measuring and forcing an internal voltage of an integrated circuit Grant 5,977,763 - Loughmiller , et al. November 2, 1 | 1999-11-02 |
System and method for an antifuse bank Grant 5,936,908 - Loughmiller , et al. August 10, 1 | 1999-08-10 |
System and method for an antifuse bank Grant 5,872,740 - Loughmiller , et al. February 16, 1 | 1999-02-16 |
Sense amplifier circuit for detecting degradation of digit lines and method thereof Grant 5,742,549 - Ochoa , et al. April 21, 1 | 1998-04-21 |
System and method for an antifuse bank Grant 5,724,282 - Loughmiller , et al. March 3, 1 | 1998-03-03 |
Self compensating clamp circuit and method for limiting a potential at a pump circuit node Grant 5,629,843 - Loughmiller , et al. May 13, 1 | 1997-05-13 |
Sense amplifier circuit for detecting degradation of digit lines and method thereof Grant 5,615,158 - Ochoa , et al. March 25, 1 | 1997-03-25 |
Voltage compensating delay element Grant 5,352,945 - Casper , et al. October 4, 1 | 1994-10-04 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.