loadpatents
name:-0.055475950241089
name:-0.055495023727417
name:-0.0020458698272705
LONGCOR; STEVEN W. Patent Filings

LONGCOR; STEVEN W.

Patent Applications and Registrations

Patent applications and USPTO patent grants for LONGCOR; STEVEN W..The latest application filed is for "two terminal re writeable non volatile ion transport memory device".

Company Profile
2.48.45
  • LONGCOR; STEVEN W. - MOUNTAIN VIEW CA
  • Longcor; Steven W. - Mountian View CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Two Terminal Re Writeable Non Volatile Ion Transport Memory Device
App 20120087174 - RINERSON; DARRELL ;   et al.
2012-04-12
Method For Fabricating Multi Resistive State Memory Devices
App 20120064691 - RINERSON; DARRELL ;   et al.
2012-03-15
Memory Device Using A Dual Layer Conductive Metal Oxide Structure
App 20110315943 - RINERSON; DARRELL ;   et al.
2011-12-29
Memory Device Using Ion Implant Isolated Conductive Metal Oxide
App 20110315948 - RINERSON; DARRELL ;   et al.
2011-12-29
Method for fabricating multi-resistive state memory devices
Grant 8,062,942 - Rinerson , et al. November 22, 2
2011-11-22
Method of making a planar electrode
App 20110204019 - Bornstein; Jonathan ;   et al.
2011-08-25
Memory cell formation using ion implant isolated conductive metal oxide
Grant 8,003,511 - Rinerson , et al. August 23, 2
2011-08-23
Multi-resistive state memory device with conductive oxide electrodes
App 20110186803 - Rinerson; Darrell ;   et al.
2011-08-04
Multi-resistive state memory device with conductive oxide electrodes
Grant 7,889,539 - Rinerson , et al. February 15, 2
2011-02-15
Selection device for re-writable memory
Grant 7,884,349 - Rinerson , et al. February 8, 2
2011-02-08
Method of making a planar electrode
Grant 7,832,090 - Bornstein , et al. November 16, 2
2010-11-16
Memory cell formation using ion implant isolated conductive metal oxide
App 20100159641 - Rinerson; Darrell ;   et al.
2010-06-24
Multi-resistive state memory device with conductive oxide electrodes
App 20100157657 - Rinerson; Darrell ;   et al.
2010-06-24
Multi-resistive state memory device with conductive oxide electrodes
Grant 7,633,790 - Rinerson , et al. December 15, 2
2009-12-15
Conductive memory stack with sidewall
Grant 7,528,405 - Rinerson , et al. May 5, 2
2009-05-05
Multi-resistive state memory device with conductive oxide electrodes
App 20090045390 - Rinerson; Darrel ;   et al.
2009-02-19
Selection device for Re-Writable memory
App 20090016094 - Rinerson; Darrell ;   et al.
2009-01-15
Method for fabricating multi-resistive state memory devices
App 20080293196 - Rinerson; Darrell ;   et al.
2008-11-27
Two terminal memory array having reference cells
Grant 7,457,147 - Rinerson , et al. November 25, 2
2008-11-25
Conductive memory stack with non-uniform width
Grant 7,439,082 - Rinerson , et al. October 21, 2
2008-10-21
Conductive memory device with conductive oxide electrodes
Grant 7,400,006 - Rinerson , et al. July 15, 2
2008-07-15
Multi-resistive state element with reactive metal
Grant 7,394,679 - Rinerson , et al. July 1, 2
2008-07-01
Two terminal memory array having reference cells
Grant 7,382,645 - Rinerson , et al. June 3, 2
2008-06-03
Two terminal memory array having reference cells
Grant 7,382,644 - Rinerson , et al. June 3, 2
2008-06-03
Enhanced functionality in a two-terminal memory array
Grant 7,330,370 - Rinerson , et al. February 12, 2
2008-02-12
Resistive memory device with a treated interface
Grant 7,326,979 - Rinerson , et al. February 5, 2
2008-02-05
Conductive memory stack with sidewall
App 20070158716 - Rinerson; Darrell ;   et al.
2007-07-12
Two terminal memory array having reference cells
Grant 7,227,775 - Rinerson , et al. June 5, 2
2007-06-05
Conductive memory stack with sidewall
Grant 7,186,569 - Rinerson , et al. March 6, 2
2007-03-06
High-density NVRAM
Grant 7,180,772 - Rinerson , et al. February 20, 2
2007-02-20
Multi-resistive state element with reactive metal
App 20060245243 - Rinerson; Darrell ;   et al.
2006-11-02
Re-writable memory with multiple memory layers
Grant 7,095,643 - Rinerson , et al. August 22, 2
2006-08-22
Memory using mixed valence conductive oxides
App 20060171200 - Rinerson; Darrell ;   et al.
2006-08-03
Conductive memory stack with non-uniform width
App 20060166430 - Rinerson; Darrell ;   et al.
2006-07-27
Multi-resistive state element with reactive metal
Grant 7,082,052 - Rinerson , et al. July 25, 2
2006-07-25
Layout of driver sets in a cross point memory array
Grant 7,079,442 - Rinerson , et al. July 18, 2
2006-07-18
Two terminal memory array having reference cells
Grant 7,075,817 - Rinerson , et al. July 11, 2
2006-07-11
Multi-resistive state material that uses dopants
Grant 7,071,008 - Rinerson , et al. July 4, 2
2006-07-04
Conductive memory device with conductive oxide electrodes
Grant 7,067,862 - Rinerson , et al. June 27, 2
2006-06-27
Cross point memory array with fast access time
Grant 7,057,914 - Rinerson , et al. June 6, 2
2006-06-06
Memory array with high temperature wiring
Grant 7,042,035 - Rinerson , et al. May 9, 2
2006-05-09
2-terminal trapped charge memory device with voltage switchable multi-level resistance
Grant 7,038,935 - Rinerson , et al. May 2, 2
2006-05-02
Cross point array using distinct voltages
Grant 7,020,012 - Rinerson , et al. March 28, 2
2006-03-28
Line drivers that use minimal metal layers
Grant 7,009,909 - Rinerson , et al. March 7, 2
2006-03-07
Conductive memory stack with non-uniform width
Grant 7,009,235 - Rinerson , et al. March 7, 2
2006-03-07
High-density NVRAM
App 20060023495 - Rinerson; Darrell ;   et al.
2006-02-02
Memory element having islands
Grant 6,972,985 - Rinerson , et al. December 6, 2
2005-12-06
Providing a reference voltage to a cross point memory array
Grant 6,970,375 - Rinerson , et al. November 29, 2
2005-11-29
Multi-layer conductive memory device
Grant 6,965,137 - Kinney , et al. November 15, 2
2005-11-15
Memory Element Having Islands
App 20050243595 - Rinerson, Darrell ;   et al.
2005-11-03
Re-writable memory with multiple memory layers
App 20050231992 - Rinerson, Darrell ;   et al.
2005-10-20
Multi-resistive state element with reactive metal
App 20050174835 - Rinerson, Darrell ;   et al.
2005-08-11
High-density NVRAM
Grant 6,917,539 - Rinerson , et al. July 12, 2
2005-07-12
Multiple modes of operation in a cross point array
Grant 6,909,632 - Rinerson , et al. June 21, 2
2005-06-21
Re-writable memory with multiple memory layers
Grant 6,906,939 - Rinerson , et al. June 14, 2
2005-06-14
Cross point array using distinct voltages
App 20050111263 - Rinerson, Darrell ;   et al.
2005-05-26
Conductive Memory Stack With Non-uniform Width
App 20050101086 - Rinerson, Darrell ;   et al.
2005-05-12
Re-writable memory with non-linear memory element
Grant 6,870,755 - Rinerson , et al. March 22, 2
2005-03-22
Cross point memory array with memory plugs exhibiting a characteristic hysteresis
Grant 6,850,429 - Rinerson , et al. February 1, 2
2005-02-01
Multiple modes of operation in a cross point array
App 20050013172 - Rinerson, Darrell ;   et al.
2005-01-20
Cross point memory array using multiple modes of operation
Grant 6,834,008 - Rinerson , et al. December 21, 2
2004-12-21
Cross point memory array using distinct voltages
Grant 6,831,854 - Rinerson , et al. December 14, 2
2004-12-14
Conductive Memory Stack With Sidewall
App 20040228172 - Rinerson, Darrell ;   et al.
2004-11-18
Multi-output multiplexor
Grant 6,798,685 - Rinerson , et al. September 28, 2
2004-09-28
Rewritable Memory With Non-linear Memory Element
App 20040170040 - Rinerson, Darrell ;   et al.
2004-09-02
Memory Array Of A Non-volatile Ram
App 20040160804 - Rinerson, Darrell ;   et al.
2004-08-19
2-Terminal trapped charge memory device with voltage switchable multi-level resistance
App 20040160812 - Rinerson, Darrell ;   et al.
2004-08-19
Multiplexor having a reference voltage on unselected lines
App 20040160841 - Rinerson, Darrell ;   et al.
2004-08-19
Layout of driver sets in a cross point memory array
App 20040160847 - Rinerson, Darrell ;   et al.
2004-08-19
Cross Point Memory Array Using Multiple Modes Of Operation
App 20040160818 - Rinerson, Darrell ;   et al.
2004-08-19
Cross Point Memory Array Using Distinct Voltages
App 20040160808 - Rinerson, Darrell ;   et al.
2004-08-19
Re-writable memory with multiple memory layers
App 20040160820 - Rinerson, Darrell ;   et al.
2004-08-19
Line Drivers That Fit Within A Specified Line Pitch
App 20040160849 - Rinerson, Darrell ;   et al.
2004-08-19
Providing a reference voltage to a cross point memory array
App 20040160806 - Rinerson, Darrell ;   et al.
2004-08-19
Cross point memory array with memory plugs exhibiting a characteristic hysteresis
App 20040160807 - Rinerson, Darrell ;   et al.
2004-08-19
Cross point memory array with fast access time
App 20040160848 - Rinerson, Darrell ;   et al.
2004-08-19
Resistive memory device with a treated interface
App 20040159828 - Rinerson, Darrell ;   et al.
2004-08-19
Non-volatile Memory With A Single Transistor And Resistive Memory Element
App 20040160817 - Rinerson, Darrell ;   et al.
2004-08-19
Memory array with high temperature wiring
App 20040159869 - Rinerson, Darrell ;   et al.
2004-08-19
Conductive memory device with barrier electrodes
App 20040159868 - Rinerson, Darrell ;   et al.
2004-08-19
Line drivers that use minimal metal layers
App 20040160846 - Rinerson, Darrell ;   et al.
2004-08-19
Multi-layer Conductive Memory Device
App 20040159867 - Kinney, Wayne ;   et al.
2004-08-19
Multi-output Multiplexor
App 20040160805 - Rinerson, Darrell ;   et al.
2004-08-19
Multi-resistive State Material That Uses Dopants
App 20040161888 - Rinerson, Darrell ;   et al.
2004-08-19
High-density NVRAM
App 20040160819 - Rinerson, Darrell ;   et al.
2004-08-19
Cross point memory array using multiple thin films
Grant 6,753,561 - Rinerson , et al. June 22, 2
2004-06-22
Method and apparatus for multiple byte or page mode programming of a flash memory array
Grant 6,731,544 - Han , et al. May 4, 2
2004-05-04
Method and apparatus for multiple byte or page mode programming and reading and for erasing of a flash memory array
App 20020167844 - Han, Kyung Joon ;   et al.
2002-11-14
Flash memory array having well contact structures
Grant 5,973,374 - Longcor October 26, 1
1999-10-26
Nonvolatile memory cell with vertical gate overlap and zero birds beaks
Grant 5,680,345 - Hsu , et al. October 21, 1
1997-10-21
Method of making nonvolatile memory cell with vertical gate overlap and zero birds' beaks
Grant 5,661,055 - Hsu , et al. August 26, 1
1997-08-26
Method for local oxidation of silicon employing two oxidation steps
Grant 5,151,381 - Liu , et al. September 29, 1
1992-09-29
Electro-static discharge protection device for CMOS integrated circuit inputs
Grant 4,987,465 - Longcor , et al. January 22, 1
1991-01-22

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed