LOH; Owen
Patent Applications and Registrations
Patent applications and USPTO patent grants for LOH; Owen.The latest application filed is for "multilayer high-k gate dielectric for a high performance logic transistor".
- LOH; Owen - Portland OR
| Patent | Date |
|---|---|
| Multilayer High-k Gate Dielectric For A High Performance Logic Transistor App 20210167182 - SUNG; Seung Hoon ; et al. | 2021-06-03 |
| Transistor Device With Variously Conformal Gate Dielectric Layers App 20200312976 - Sung; Seung Hoon ; et al. | 2020-10-01 |
| Mfm Capacitor With Multilayered Oxides And Metals And Processes For Forming Such App 20200312949 - HARATIPOUR; Nazila ; et al. | 2020-10-01 |
| Mfm Capacitor And Process For Forming Such App 20200312950 - HARATIPOUR; Nazila ; et al. | 2020-10-01 |
| Transistor Device With (anti)ferroelectric Spacer Structures App 20200312978 - KAVALIEROS; Jack ; et al. | 2020-10-01 |
| Single Transistor With Strained And De-polarizing Anti-ferroelectric And Ferroelectric Oxide App 20200287017 - CHANG; Sou-Chi ; et al. | 2020-09-10 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 