loadpatents
Patent applications and USPTO patent grants for Logue; Joseph C..The latest application filed is for "physical parameter balancing of circuit islands in integrated circuit wafers".
Patent | Date |
---|---|
Physical parameter balancing of circuit islands in integrated circuit wafers Grant 4,802,099 - Logue January 31, 1 | 1989-01-31 |
Modular macroprocessing system comprising a microprocessor and an extendable number of programmed logic arrays Grant 4,268,908 - Logue , et al. May 19, 1 | 1981-05-19 |
Reconfigurable logic array Grant 4,034,356 - Howley , et al. July 5, 1 | 1977-07-05 |
Multi-function LSI wafers Grant 3,984,860 - Logue October 5, 1 | 1976-10-05 |
Accurate and stable encoding with low cost circuit elements Grant 3,914,760 - Logue October 21, 1 | 1975-10-21 |
Method of manufacturing multi-function LSI wafers Grant 3,879,839 - Logue April 29, 1 | 1975-04-29 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.