Logue; John D.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Logue; John D..The latest application filed is for "devices and methods for adjustable foot correction".

Company Profile

0.17.6

Logue; John D. - Baltimore MD US
Logue; John D. - Placerville CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Devices and methods for adjustable foot correction Grant 8,591,440 - Logue , et al. November 26, 2	2013-11-26
Arbitration for time division multiple access using delta sigma modulation Grant 8,270,335 - Logue September 18, 2	2012-09-18
Method and apparatus for providing a monitor using an auxiliary delay line Grant 8,229,049 - Logue July 24, 2	2012-07-24
Preventing transistor damage Grant 7,564,264 - Morrison , et al. July 21, 2	2009-07-21
Automatic tap delay calibration for precise digital phase shift Grant 7,564,283 - Logue , et al. July 21, 2	2009-07-21
Reconfiguration port for dynamic reconfiguration-system monitor interface Grant 7,233,532 - Vadi , et al. June 19, 2	2007-06-19
Reconfiguration port for dynamic reconfiguration Grant 7,218,137 - Vadi , et al. May 15, 2	2007-05-15
Synchronized multi-output digital clock manager Grant 7,187,742 - Logue , et al. March 6, 2	2007-03-06
Low jitter digital frequency synthesizer and control thereof Grant 7,142,823 - Logue , et al. November 28, 2	2006-11-28
Reconfiguration port for dynamic reconfiguration--sub-frame access for reconfiguration Grant 7,126,372 - Vadi , et al. October 24, 2	2006-10-24
Reconfiguration port for dynamic reconfiguration-controller Grant 7,109,750 - Vadi , et al. September 19, 2	2006-09-19
Devices and methods for adjustable foot correction App 20060178606 - Logue; John D. ; et al.	2006-08-10
Digital spread spectrum circuitry Grant 7,010,014 - Percey , et al. March 7, 2	2006-03-07
Method and apparatus for clock signal performance measurement Grant 6,983,394 - Morrison , et al. January 3, 2	2006-01-03
Reconfiguration port for dynamic reconfiguration App 20050248364 - Vadi, Vasisht Mantra ; et al.	2005-11-10
Reconfiguration port for dynamic reconfiguration-controller App 20050242835 - Vadi, Vasisht Mantra ; et al.	2005-11-03
Reconfiguration port for dynamic reconfiguration - sub-frame access for reconfiguration App 20050242834 - Vadi, Vasisht Mantra ; et al.	2005-11-03
Reconfiguration port for dynamic reconfiguration-system monitor interface App 20050246520 - Vadi, Vasisht Mantra ; et al.	2005-11-03
Digital phase shifter Grant 6,775,342 - Young , et al. August 10, 2	2004-08-10
Method and apparatus for controlling supply voltage levels for integrated circuits Grant 6,737,925 - Logue , et al. May 18, 2	2004-05-18
Delay lock loop with clock phase shifter App 20010033630 - Hassoun, Joseph H. ; et al.	2001-10-25
Delay lock loop with clock phase shifter Grant 6,289,068 - Hassoun , et al. September 11, 2	2001-09-11

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.