Lo; Yi-Chen
Patent Applications and Registrations
Patent applications and USPTO patent grants for Lo; Yi-Chen.The latest application filed is for "spacer structure for semiconductor device".
- Lo; Yi-Chen - Hsinchu County TW
- LO; Yi-Chen - Zhubei City TW
- LO; Yi-Chen - Hsinchu City TW
- Lo; Yi-Chen - Zhubei TW
- Lo; Yi-Chen - Taipei TW
- LO; YI-CHEN - TAIPEI CITY TW
| Patent | Date |
|---|---|
| Semiconductor device Grant 11,424,341 - Lo , et al. August 23, 2 | 2022-08-23 |
| Spacer Structure for Semiconductor Device App 20220223715 - LO; Yi-Chen | 2022-07-14 |
| Technique for semiconductor manufacturing Grant 11,373,878 - Lin , et al. June 28, 2 | 2022-06-28 |
| Methods and Apparatuses of Contrastive Learning for Color Constancy App 20220164601 - LO; Yi-Chen ; et al. | 2022-05-26 |
| Spacer structure for semiconductor device Grant 11,289,586 - Lo March 29, 2 | 2022-03-29 |
| Spacer Structure for Semiconductor Device App 20220052174 - LO; Yi-Chen | 2022-02-17 |
| Method Of Fabricating A Semiconductor Device App 20220029002 - LO; Yi-Chen ; et al. | 2022-01-27 |
| Technique For Semiconductor Manufacturing App 20220020595 - LIN; HAN-YU ; et al. | 2022-01-20 |
| Semiconductor arrangement and method of manufacture Grant 11,217,487 - Lo , et al. January 4, 2 | 2022-01-04 |
| Method for bioconversion of mogroside extracts into siamenoside I Grant 11,180,789 - Lo , et al. November 23, 2 | 2021-11-23 |
| Method of fabricating a semiconductor device Grant 11,145,749 - Lo , et al. October 12, 2 | 2021-10-12 |
| Gate Etch Back With Reduced Loading Effect App 20210210614 - LO; Yi-Chen ; et al. | 2021-07-08 |
| Method For Bioconversion Of Mogroside Extracts Into Siamenoside I App 20210095326 - LO; Yi-Chen ; et al. | 2021-04-01 |
| Gate etch back with reduced loading effect Grant 10,957,779 - Lo , et al. March 23, 2 | 2021-03-23 |
| Semiconductor Device App 20200357899 - LO; Yi-Chen ; et al. | 2020-11-12 |
| Method for manufacturing semiconductor device Grant 10,741,671 - Lo , et al. A | 2020-08-11 |
| Semiconductor Arrangement And Method Of Manufacture App 20200176323 - LO; Yi-Chen ; et al. | 2020-06-04 |
| Method For Manufacturing Semiconductor Device App 20190165132 - LO; Yi-Chen ; et al. | 2019-05-30 |
| Gate Etch Back With Reduced Loading Effect App 20190165123 - LO; Yi-Chen ; et al. | 2019-05-30 |
| Method Of Fabricating A Semiconductor Device App 20190148524 - LO; Yi-Chen ; et al. | 2019-05-16 |
| Method of fabricating a semiconductor device Grant 10,164,067 - Lo , et al. Dec | 2018-12-25 |
| Gate structure for semiconductor device Grant 10,050,149 - Huang , et al. August 14, 2 | 2018-08-14 |
| Method Of Fabricating A Semiconductor Device App 20180175171 - LO; Yi-Chen ; et al. | 2018-06-21 |
| Resistance Type Touch Panel App 20110012859 - LAI; WEN-KUEI ; et al. | 2011-01-20 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 