loadpatents
name:-0.019256114959717
name:-0.012929916381836
name:-0.00044798851013184
Lo; Wen-Yu Patent Filings

Lo; Wen-Yu

Patent Applications and Registrations

Patent applications and USPTO patent grants for Lo; Wen-Yu.The latest application filed is for "audio/video output adjusting system and method of the same".

Company Profile
0.13.13
  • Lo; Wen-Yu - Tungshih Chen TW
  • Lo; Wen-Yu - Taoyuan TW
  • Lo; Wen-Yu - Taichung TW
  • Lo; Wen-Yu - Taichung Hsien TW
  • Lo; Wen-Yu - Tai-Chung Hsien TW
  • Lo, Wen-Yu - Taichung County TW
  • Lo; Wen-Yu - Tung-Chih TW
  • Lo, Wen-Yu - Thung-Shih Town TW
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Method of manufacturing an ESD protection device with the same mask for both LDD and ESD implantation
Grant 7,288,449 - Ker , et al. October 30, 2
2007-10-30
Audio/video Output Adjusting System And Method Of The Same
App 20070083904 - Lo; Wen-Yu
2007-04-12
Semiconductor devices and substrates used in thereof
Grant 7,193,314 - Lin , et al. March 20, 2
2007-03-20
Uniform turn-on design on multiple-finger MOSFET for ESD protection application
Grant 7,170,726 - Ker , et al. January 30, 2
2007-01-30
ESD protection circuit with tunable gate-bias
Grant 7,064,942 - Ker , et al. June 20, 2
2006-06-20
Method of manufacturing an ESD protection device with the same mask for both LDD and ESD implantation
Grant 7,049,659 - Ker , et al. May 23, 2
2006-05-23
Method of manufacturing an ESD protection device with the same mask for both LDD and ESD implantation
App 20060081927 - Ker; Ming-Dou ;   et al.
2006-04-20
Low-voltage triggered PNP for ESD protection in mixed voltage I/O interface
Grant 7,023,676 - Ker , et al. April 4, 2
2006-04-04
Method of manufacturing an ESD protection device with the same mask for both LDD and ESD implantation
App 20060027873 - Ker; Ming-Dou ;   et al.
2006-02-09
Low-voltage curvature-compensated bandgap reference
Grant 6,987,416 - Ker , et al. January 17, 2
2006-01-17
Low-voltage Curvature-compensated Bandgap Reference
App 20050264345 - Ker, Ming-Dou ;   et al.
2005-12-01
Low-voltage bandgap reference
Grant 6,885,179 - Ker , et al. April 26, 2
2005-04-26
Electrostatic discharge protection device for giga-hertz radio frequency integrated circuits with varactor-LC tanks
Grant 6,885,534 - Ker , et al. April 26, 2
2005-04-26
Method of manufacturing an ESD protection device with the same mask for both LDD and ESD implantation
App 20050051848 - Ker, Ming-Dou ;   et al.
2005-03-10
ESD protection circuit with tunable gate-bias
App 20040233595 - Ker, Ming-Dou ;   et al.
2004-11-25
Uniform turn-on design on multiple-finger MOSFET for ESD protection application
App 20040141266 - Ker, Ming-Dou ;   et al.
2004-07-22
Semiconductor devices and substrates used in thereof
App 20040135249 - Lin, Wei Feng ;   et al.
2004-07-15
Substrates for semiconductor devices with shielding for NC contacts
Grant 6,753,595 - Lin , et al. June 22, 2
2004-06-22
ESD protection circuit with self-triggered technique
Grant 6,744,107 - Ker , et al. June 1, 2
2004-06-01
Low-voltage triggered PNP for ESD protection in mixed voltage I/O interface
App 20040085691 - Ker, Ming-Dou ;   et al.
2004-05-06
Electrostatic discharge protection device for giga-hertz radio frequency integrated circuits with varactor-LC tanks
App 20040075964 - Ker, Ming-Dou ;   et al.
2004-04-22
Low-leakage diode string for use in the power-rail ESD clamp circuits
Grant 6,671,153 - Ker , et al. December 30, 2
2003-12-30
Electrostatic discharge protection scheme for flip-chip packaged integrated circuits
App 20030235019 - Ker, Ming-Dou ;   et al.
2003-12-25
ESD protection circuit for mixed-voltage I/O by using stacked NMOS transistors with substrate triggering technique
Grant 6,657,835 - Ker , et al. December 2, 2
2003-12-02
ESD protection circuit for mixed-voltage I/O by using stacked NMOS transistors with substrate triggering technique
App 20020159208 - Ker, Ming-Dou ;   et al.
2002-10-31
Method for manufacturing semiconductor devices having ESD protection
App 20020076876 - Ker, Ming-Dou ;   et al.
2002-06-20

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed