loadpatents
Patent applications and USPTO patent grants for Lo; Michael Hawjing.The latest application filed is for "enhanced data clock operations in memory".
Patent | Date |
---|---|
Memory with system ECC Grant 11,372,717 - Suh , et al. June 28, 2 | 2022-06-28 |
Adaptive memory access management Grant 11,360,897 - Suh , et al. June 14, 2 | 2022-06-14 |
Memory with dynamic voltage scaling Grant 11,295,803 - Suh , et al. April 5, 2 | 2022-04-05 |
Enhanced Data Clock Operations In Memory App 20220027067 - SUH; Jungwon ;   et al. | 2022-01-27 |
Enhanced data clock operations in memory Grant 11,175,836 - Suh , et al. November 16, 2 | 2021-11-16 |
Partial Refresh Technique To Save Memory Refresh Power App 20210343331 - SUH; Jungwon ;   et al. | 2021-11-04 |
Partial refresh technique to save memory refresh power Grant 11,164,618 - Suh , et al. November 2, 2 | 2021-11-02 |
Memory With System Ecc App 20210064463 - SUH; Jungwon ;   et al. | 2021-03-04 |
Memory With Dynamic Voltage Scaling App 20210065772 - SUH; Jungwon ;   et al. | 2021-03-04 |
Power saving techniques for memory systems by consolidating data in data lanes of a memory bus Grant 10,852,809 - Suh , et al. December 1, 2 | 2020-12-01 |
Partial Refresh Technique To Save Memory Refresh Power App 20200321051 - SUH; Jungwon ;   et al. | 2020-10-08 |
Enhanced Data Clock Operations In Memory App 20200278802 - SUH; Jungwon ;   et al. | 2020-09-03 |
Forced idling of memory subsystems Grant 10,761,774 - Alavoine , et al. Sep | 2020-09-01 |
Partial refresh technique to save memory refresh power Grant 10,726,904 - Suh , et al. | 2020-07-28 |
Partial Refresh Technique To Save Memory Refresh Power App 20190221252 - SUH; Jungwon ;   et al. | 2019-07-18 |
Partial refresh technique to save memory refresh power Grant 10,332,582 - Suh , et al. | 2019-06-25 |
Power Saving Techniques For Memory Systems By Consolidating Data In Data Lanes Of A Memory Bus App 20190179399 - Suh; Jungwon ;   et al. | 2019-06-13 |
Power saving techniques for memory systems by consolidating data in data lanes of a memory bus Grant 10,222,853 - Suh , et al. | 2019-03-05 |
Minimizing Performance Degradation Due To Refresh Operations In Memory Sub-systems App 20190026028 - CHUN; Dexter Tamio ;   et al. | 2019-01-24 |
Forced Idling of Memory Subsystems App 20180225066 - Alavoine; Olivier ;   et al. | 2018-08-09 |
Power Saving Techniques For Memory Systems App 20170255394 - Suh; Jungwon ;   et al. | 2017-09-07 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.