loadpatents
name:-0.0071070194244385
name:-0.009335994720459
name:-0.0012528896331787
Livingstone; William J. Patent Filings

Livingstone; William J.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Livingstone; William J..The latest application filed is for "identifying and mitigating electromigration failures in signal nets of an integrated circuit chip design".

Company Profile
0.6.5
  • Livingstone; William J. - Underhill VT
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Identifying and mitigating electromigration failures in signal nets of an integrated circuit chip design
Grant 9,104,832 - Barwin, III , et al. August 11, 2
2015-08-11
Identifying And Mitigating Electromigration Failures In Signal Nets Of An Integrated Circuit Chip Design
App 20150205906 - Barwin, III; John E. ;   et al.
2015-07-23
Method to quickly estimate inductance for timing models
Grant 7,750,648 - Foreman , et al. July 6, 2
2010-07-06
Methods for design rule checking with abstracted via obstructions
Grant 7,725,850 - Darden , et al. May 25, 2
2010-05-25
Forming statistical model of independently variable parameters for timing analysis
Grant 7,684,969 - Habitz , et al. March 23, 2
2010-03-23
Method To Quickly Estimate Inductance For Timing Models
App 20090243630 - Foreman; Eric A. ;   et al.
2009-10-01
Methods For Design Rule Checking With Abstracted Via Obstructions
App 20090037857 - Darden; Laura R. ;   et al.
2009-02-05
Method for re-routing an interconnection array to improve switching behavior in a single net and an associated interconnection array structure
Grant 7,464,359 - Habitz , et al. December 9, 2
2008-12-09
Method Of Reducing Correclated Coupling Between Nets
App 20070226673 - Habitz; Peter A. ;   et al.
2007-09-27
Forming statistical model of independently variable parameters for timing analysis
App 20070055487 - Habitz; Peter A. ;   et al.
2007-03-08
Method of automated design and checking for ESD robustness
Grant 6,725,439 - Homsinger , et al. April 20, 2
2004-04-20

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed