Liu Xian

USPTO Trademark & Patent Filings

Liu Xian

Trademark applications and grants for Liu Xian. Liu Xian has 1 trademark applications. The latest application filed is for "AYSQTRB"

Company Profile
    Company Aliases
  • Liu Xian
  • xian liu
  • LIU; XIAN - Sunnyvale CA
  • Liu; Xian - Sunnyvale CA
Entity Type INDIVIDUAL
Address Group 019,Liuhe Village Xiaowu Township,Xiaochang County Xiaogan CHINA 432900

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Trademarks Patents
Patent Applications
Patent ApplicationDate
SPLIT-GATE FLASH MEMORY CELL WITH IMPROVED CONTROL GATE CAPACITIVE COUPLING, AND METHOD OF MAKING SAME
20220293756 - 17/346524 Xing; Leo ;   et al.
2022-09-15
METHOD OF FORMING A SEMICONDUCTOR DEVICE WITH MEMORY CELLS, HIGH VOLTAGE DEVICES AND LOGIC DEVICES ON A SUBSTRATE
20220278119 - 17/339880 Song; Guo Xiang ;   et al.
2022-09-01
Method Of Forming A Device With Split Gate Non-volatile Memory Cells, HV Devices Having Planar Channel Regions And FINFET Logic Devices
20220231037 - 17/716950 Jourba; Serguei ;   et al.
2022-07-21
METHOD OF MAKING SPLIT-GATE NON-VOLATILE MEMORY CELLS WITH ERASE GATES DISPOSED OVER WORD LINE GATES
20220216316 - 17/701840 Wang; Chunming ;   et al.
2022-07-07
ARCHITECTURES FOR STORING AND RETRIEVING SYSTEM DATA IN A NON-VOLATILE MEMORY SYSTEM
20220208277 - 17/199383 Liu; Xian ;   et al.
2022-06-30
Method of making memory cells, high voltage devices and logic devices on a substrate
11,444,091 - 17/129,865 Sun , et al. September 13, 2
2022-09-13
Method of forming split-gate flash memory cell with spacer defined floating gate and discretely formed polysilicon gates
11,404,545 - 16/796,412 Wang , et al. August 2, 2
2022-08-02
FinFET split gate non-volatile memory cells with enhanced floating gate to floating gate capacitive coupling
11,362,100 - 17/069,563 Zhou , et al. June 14, 2
2022-06-14
Method of making memory cells, high voltage devices and logic devices on a substrate with silicide on conductive blocks
11,322,507 - 17/185,709 Wang , et al. May 3, 2
2022-05-03
Split-gate, 2-bit non-volatile memory cell with erase gate disposed over word line gate, and method of making same
11,315,635 - 17/152,696 Wang , et al. April 26, 2
2022-04-26
Patent Grants & Applications
Trademark Applications
Mark Image

Registration | Serial
Trademark
Application Date
 AYSQTRB
"AYSQTRB"
98099787
AYSQTRB
2023-07-25

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed