loadpatents
Patent applications and USPTO patent grants for Liu; Wei-Hsin.The latest application filed is for "method of forming dielectric layer by organic dielectric layer".
Patent | Date |
---|---|
Method of forming a semiconductor structure Grant 11,088,023 - Chen , et al. August 10, 2 | 2021-08-10 |
Method for fabricating semiconductor device Grant 10,903,328 - Chen , et al. January 26, 2 | 2021-01-26 |
Method of forming stacked structure of memory Grant 10,811,272 - Liu , et al. October 20, 2 | 2020-10-20 |
Method Of Forming Dielectric Layer By Organic Dielectric Layer App 20200227269 - Liu; Wei-Hsin ;   et al. | 2020-07-16 |
Manufacturing method of semiconductor memory device Grant 10,672,864 - Wu , et al. | 2020-06-02 |
Method of forming isolation structure Grant 10,643,883 - Chen , et al. | 2020-05-05 |
Method Of Forming Isolation Structure App 20200075397 - Chen; Po-Chun ;   et al. | 2020-03-05 |
Fabricating method of oxide layer within peripheral circuit region Grant 10,535,664 - Chen , et al. Ja | 2020-01-14 |
Fabricating Method Of Oxide Layer Within Peripheral Circuit Region App 20190363093 - Chen; Po-Chun ;   et al. | 2019-11-28 |
Method for manufacturing a semiconductor device with a cobalt silicide film Grant 10,475,900 - Chang , et al. Nov | 2019-11-12 |
Method of forming semiconductor device Grant 10,475,662 - Chang , et al. Nov | 2019-11-12 |
Method of forming oxide layer Grant 10,453,677 - Huang , et al. Oc | 2019-10-22 |
Method For Fabricating Semiconductor Device App 20190280095 - Chen; Po-Chun ;   et al. | 2019-09-12 |
Semiconductor Memory Device And Manufacturing Method Thereof App 20190221571 - Liu; Wei-Hsin ;   et al. | 2019-07-18 |
Manufacturing Method Of Semiconductor Memory Device App 20190206982 - Wu; Tzu-Chin ;   et al. | 2019-07-04 |
Semiconductor memory device and manufacturing method thereof Grant 10,340,278 - Liu , et al. | 2019-07-02 |
Method Of Forming Semiconductor Device App 20190172722 - Chang; Feng-Yi ;   et al. | 2019-06-06 |
Method for forming amorphous silicon multuple layer structure Grant 10,312,080 - Chen , et al. | 2019-06-04 |
Semiconductor memory device and manufacturing method thereof Grant 10,276,650 - Wu , et al. | 2019-04-30 |
Method for forming semiconductor device Grant 10,262,895 - Chen , et al. | 2019-04-16 |
Semiconductor structure Grant 10,249,706 - Chang , et al. | 2019-04-02 |
Method for manufacturing semiconductor device having gate structure with reduced threshold voltage Grant 10,224,324 - Liu , et al. | 2019-03-05 |
Semiconductor structure and process thereof Grant 10,186,453 - Liu , et al. Ja | 2019-01-22 |
Method Of Forming Oxide Layer App 20180366323 - Huang; Cheng-Hsu ;   et al. | 2018-12-20 |
Spin-on-dielectric Process App 20180361422 - Lee; Jui-Min ;   et al. | 2018-12-20 |
Method Of Forming A Semiconductor Structure App 20180350673 - Chen; Pin-Hong ;   et al. | 2018-12-06 |
Semiconductor Memory Device And Manufacturing Method Thereof App 20180308923 - Wu; Tzu-Chin ;   et al. | 2018-10-25 |
Method For Manufacturing A Semiconductor Device With A Cobalt Silicide Film App 20180212034 - Chang; Kai-Jiun ;   et al. | 2018-07-26 |
Bit Line Gate Structure Of Dynamic Random Access Memory (dram) And Forming Method Thereof App 20180190662 - Wu; Tzu-Chin ;   et al. | 2018-07-05 |
Method For Forming Semiconductor Device App 20180190658 - Chen; Mei-Ling ;   et al. | 2018-07-05 |
Method For Forming Amorphous Silicon Multuple Layer Structure App 20180190488 - Chen; Mei-Ling ;   et al. | 2018-07-05 |
Semiconductor Device Having Gate Structure With Reduced Threshold Voltage And Method For Manufacturing The Same App 20170345819 - Liu; Wei-Hsin ;   et al. | 2017-11-30 |
Semiconductor Device Having Gate Structure With Reduced Threshold Voltage And Method For Manufacturing The Same App 20170309621 - Liu; Wei-Hsin ;   et al. | 2017-10-26 |
Semiconductor device having gate structure with reduced threshold voltage and method for manufacturing the same Grant 9,793,267 - Liu , et al. October 17, 2 | 2017-10-17 |
Dynamic random access memory device Grant 9,754,943 - Chang , et al. September 5, 2 | 2017-09-05 |
Method of forming semiconductor device Grant 9,589,846 - Tsai , et al. March 7, 2 | 2017-03-07 |
Semiconductor process Grant 9,543,195 - Liu , et al. January 10, 2 | 2017-01-10 |
Semiconductor Process App 20160379864 - Liu; Wei-Hsin ;   et al. | 2016-12-29 |
Method of fabricating semiconductor device Grant 9,530,696 - Liu , et al. December 27, 2 | 2016-12-27 |
Semiconductor Structure And Process Thereof App 20160365315 - Liu; Wei-Hsin ;   et al. | 2016-12-15 |
Method for manufacturing silicon nitride layer and method for manufacturing semiconductor structure applying the same Grant 9,219,151 - Liu , et al. December 22, 2 | 2015-12-22 |
Method Of Forming Inter-level Dielectric Layer App 20150206803 - Liu; Wei-Hsin ;   et al. | 2015-07-23 |
Semiconductor process Grant 8,765,588 - Huang , et al. July 1, 2 | 2014-07-01 |
Semiconductor Process App 20130078792 - Huang; Pong-Wey ;   et al. | 2013-03-28 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.