Liu; Sheng-Da

Patent Applications and Registrations

Patent applications and USPTO patent grants for Liu; Sheng-Da.The latest application filed is for "multi-level cell nor flash memory device".

Company Profile

0.11.8

Liu; Sheng-Da - Hsin-Chu N/A TW
Liu; Sheng-Da - Chu-Pei TW
LIU; SHENG-DA - CHU-PEI CITY TW
Liu; Sheng-Da - Hsinchu TW
Liu; Sheng-Da - Hsinchu City TW

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Structure for a multiple-gate FET device and a method for its fabrication Grant RE45,180 - Chen , et al. October 7, 2	2014-10-07
Structure for a multiple-gate FET device and a method for its fabrication Grant RE45,165 - Chen , et al. September 30, 2	2014-09-30
Multi-level cell NOR flash memory device Grant 8,325,518 - Liu , et al. December 4, 2	2012-12-04
Multi-level Cell Nor Flash Memory Device App 20120163077 - LIU; SHENG-DA ; et al.	2012-06-28
Integrated circuit structures with multiple FinFETs Grant 8,174,073 - Lee , et al. May 8, 2	2012-05-08
Manufacturing Method Of Multi-level Cell Nor Flash Memory App 20120094450 - Wu; Yider ; et al.	2012-04-19
Manufacturing method of a NOR flash memory with phosphorous and arsenic ion implantations Grant 8,017,488 - Liu , et al. September 13, 2	2011-09-13
Manufacturing Method Of A Nor Flash Memory With Phosphorous And Arsenic Ion Implantations App 20110070705 - LIU; SHENG-DA ; et al.	2011-03-24
Method for manufacturing a semiconductor device with reduced floating body effect Grant 7,883,979 - Chen , et al. February 8, 2	2011-02-08
Integrated circuit structures with multiple FinFETs App 20080296702 - Lee; Tsung-Lin ; et al.	2008-12-04
Method and structure for a 1T-RAM bit cell and macro Grant 7,425,740 - Liu , et al. September 16, 2	2008-09-16
Structure for a multiple-gate FET device and a method for its fabrication Grant 7,381,649 - Chen , et al. June 3, 2	2008-06-03
Multiple gate field effect transistor structure Grant 7,271,448 - Hsu , et al. September 18, 2	2007-09-18
Method and structure for a 1T-RAM bit cell and macro App 20070080387 - Liu; Sheng-Da ; et al.	2007-04-12
Novel structure for a multiple-gate FET device and a method for its fabrication App 20070026629 - Chen; Hung-Wei ; et al.	2007-02-01
Multiple gate field effect transistor structure App 20060180854 - Hsu; Ju-Wang ; et al.	2006-08-17
Method for manufacturing a semiconductor device with reduced floating body effect App 20060086987 - Chen; Hung-Wei ; et al.	2006-04-27

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.