loadpatents
Patent applications and USPTO patent grants for Liu; Meng-Chang.The latest application filed is for "rotational outlet-socket".
Patent | Date |
---|---|
Socket Grant D933,015 - Liu October 12, 2 | 2021-10-12 |
Rotational outlet-socket Grant 10,763,631 - Liu Sep | 2020-09-01 |
Rotational Outlet-socket App 20200212641 - LIU; Meng-Chang | 2020-07-02 |
Plug Grant D852,748 - Liu | 2019-07-02 |
Power Line Plug App 20150357759 - LIU; Meng-Chang | 2015-12-10 |
Power device having rotating outlet unit Grant 9,147,984 - Brookshire , et al. September 29, 2 | 2015-09-29 |
Power Device Having Rotating Outlet Unit App 20150079810 - Brookshire; Kyle David ;   et al. | 2015-03-19 |
Connecting device Grant D721,655 - Liu January 27, 2 | 2015-01-27 |
Method Of Creating Target Storage Layout Table Referenced For Partitioning Storage Space Of Storage Device And Related Electronic Device And Machine-readable Medium App 20150006845 - Liu; Meng-Chang ;   et al. | 2015-01-01 |
Method of creating target storage layout table referenced for partitioning storage space of storage device and related electronic device and machine-readable medium Grant 8,874,981 - Liu , et al. October 28, 2 | 2014-10-28 |
Self-alignment and shock impact relief battery connector Grant 8,852,784 - Wu , et al. October 7, 2 | 2014-10-07 |
Supporting Structure In A Flat-plate Display And Method For Making Same App 20140009837 - Liu; Meng-Chang ;   et al. | 2014-01-09 |
Bad block identification methods Grant 8,510,614 - Liu , et al. August 13, 2 | 2013-08-13 |
Sparkless electrical connector Grant 8,226,425 - Chien , et al. July 24, 2 | 2012-07-24 |
Power device Grant D654,432 - Brookshire , et al. February 21, 2 | 2012-02-21 |
Interface and bezel for uninterruptible power supply Grant D649,114 - Brookshire , et al. November 22, 2 | 2011-11-22 |
Method Of Creating Target Storage Layout Table Referenced For Partitioning Storage Space Of Storage Device And Related Electronic Device And Machine-readable Medium App 20110283137 - Liu; Meng-Chang ;   et al. | 2011-11-17 |
A/V uninterruptible power supply Grant D648,676 - Brookshire , et al. November 15, 2 | 2011-11-15 |
Sparkless Electrical Connector App 20110028012 - Chien; Shen-Yuan ;   et al. | 2011-02-03 |
Power Device With Lighted Outlets App 20100277892 - Konopelko; Vladimir Vladimirovich ;   et al. | 2010-11-04 |
Uninterruptible power supply Grant D626,066 - Liu , et al. October 26, 2 | 2010-10-26 |
Self-alignment and shock impact relief battery connector App 20100261045 - Wu; Wen-Sung ;   et al. | 2010-10-14 |
Uninterruptible power supply Grant D615,036 - Liu , et al. May 4, 2 | 2010-05-04 |
Uninterruptible power supply Grant D615,037 - Liu , et al. May 4, 2 | 2010-05-04 |
Programmable Device And Booting Method App 20100064125 - LIU; Meng-Chang ;   et al. | 2010-03-11 |
Bad Block Identification Methods App 20100064187 - Liu; Meng-Chang ;   et al. | 2010-03-11 |
Uninterruptible power supply Grant D606,937 - Brookshire , et al. December 29, 2 | 2009-12-29 |
Uninterruptible power supply Grant D602,431 - Liu , et al. October 20, 2 | 2009-10-20 |
Uninterruptible power supply Grant D601,956 - Liu , et al. October 13, 2 | 2009-10-13 |
Removeable user interface module for an uninterruptible power supply Grant D601,957 - Blake, Jr. , et al. October 13, 2 | 2009-10-13 |
Optical Disc Recording System With Shared Non-volatile Memory Design App 20070043901 - Wu; Sung-Yang ;   et al. | 2007-02-22 |
Method of high selectivity wet etching of salicides Grant 6,875,705 - Tsai , et al. April 5, 2 | 2005-04-05 |
Method of high selectivity wet etching of salicides App 20040043624 - Tsai, Chao-Jie ;   et al. | 2004-03-04 |
Method for forming a top interconnection level and bonding pads on an integrated circuit chip Grant 6,638,867 - Liu , et al. October 28, 2 | 2003-10-28 |
Method of fabricating borderless contact using graded-stair etch stop layers Grant 6,635,576 - Liu , et al. October 21, 2 | 2003-10-21 |
Method for forming a top interconnection level and bonding pads on an integrated circuit chip App 20020055248 - Liu, Meng-Chang ;   et al. | 2002-05-09 |
Method for forming a top interconnection level and bonding pads on an integrated circuit chip Grant 6,358,831 - Liu , et al. March 19, 2 | 2002-03-19 |
Integrated method of damascene and borderless via process Grant 6,284,642 - Liu , et al. September 4, 2 | 2001-09-04 |
Method for making improved polysilicon FET gate electrodes having composite sidewall spacers using a trapezoidal-shaped insulating layer for more reliable integrated circuits Grant 6,040,223 - Liu , et al. March 21, 2 | 2000-03-21 |
Self-aligned connection to underlayer metal lines through unlanded via holes Grant 6,015,751 - Liu January 18, 2 | 2000-01-18 |
Dual damascene process Grant 5,801,094 - Yew , et al. September 1, 1 | 1998-09-01 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.