loadpatents
Patent applications and USPTO patent grants for Liu; Mark Y..The latest application filed is for "integrated circuits with recessed gate electrodes".
Patent | Date |
---|---|
Transistors with high concentration of germanium Grant 11,387,320 - Murthy , et al. July 12, 2 | 2022-07-12 |
Integrated Circuits With Recessed Gate Electrodes App 20220044971 - MUKHERJEE; Srijit ;   et al. | 2022-02-10 |
Integrated circuits with recessed gate electrodes Grant 11,183,432 - Mukherjee , et al. November 23, 2 | 2021-11-23 |
Diffused Tip Extension Transistor App 20210050448 - PATEL; Pratik A. ;   et al. | 2021-02-18 |
Diffused tip extension transistor Grant 10,872,977 - Patel , et al. December 22, 2 | 2020-12-22 |
Integrated Circuits With Recessed Gate Electrodes App 20200235014 - MUKHERJEE; Srijit ;   et al. | 2020-07-23 |
Integrated circuits with recessed gate electrodes Grant 10,651,093 - Mukherjee , et al. | 2020-05-12 |
Transistors With High Concentration Of Germanium App 20200144362 - MURTHY; Anand S. ;   et al. | 2020-05-07 |
Diffused Tip Extension Transistor App 20190245088 - PATEL; Pratik A. ;   et al. | 2019-08-08 |
Diffused tip extension transistor Grant 10,304,956 - Patel , et al. | 2019-05-28 |
Integrated Circuits With Selective Gate Electrode Recess App 20190035690 - MUKHERJEE; Srijit ;   et al. | 2019-01-31 |
Pulsed laser anneal process for transistor with partial melt of a raised source-drain Grant 10,170,314 - Jensen , et al. J | 2019-01-01 |
Enhanced dislocation stress transistor Grant 10,084,087 - Weber , et al. September 25, 2 | 2018-09-25 |
Integrated circuits with recessed gate electrodes Grant 10,020,232 - Mukherjee , et al. July 10, 2 | 2018-07-10 |
Enhanced Dislocation Stress Transistor App 20170222052 - Weber; Cory E. ;   et al. | 2017-08-03 |
Transistors With High Concentration Of Boron Doped Germanium App 20170221724 - MURTHY; ANAND S. ;   et al. | 2017-08-03 |
Enhanced dislocation stress transistor Grant 9,660,078 - Weber , et al. May 23, 2 | 2017-05-23 |
Transistors with high concentration of boron doped germanium Grant 9,627,384 - Murthy , et al. April 18, 2 | 2017-04-18 |
Diffused Tip Extension Transistor App 20160380102 - PATEL; Pratik A. ;   et al. | 2016-12-29 |
Integrated Circuits With Seletive Gate Electrode Recess App 20160372377 - Mukherjee; Srijit ;   et al. | 2016-12-22 |
Pulsed Laser Anneal Process For Transistor With Partial Melt Of A Raised Source-drain App 20160372599 - JENSEN; Jacob ;   et al. | 2016-12-22 |
Pulsed laser anneal process for transistors with partial melt of a raised source-drain Grant 9,443,980 - Jensen , et al. September 13, 2 | 2016-09-13 |
Integrated circuits with selective gate electrode recess Grant 9,418,898 - Mukherjee , et al. August 16, 2 | 2016-08-16 |
Enhanced Dislocation Stress Transistor App 20160079423 - Weber; Cory E. ;   et al. | 2016-03-17 |
Method for forming superactive deactivation-resistant junction with laser anneal and multiple implants Grant 9,240,322 - Jensen , et al. January 19, 2 | 2016-01-19 |
Enhanced dislocation stress transistor Grant 9,231,076 - Weber , et al. January 5, 2 | 2016-01-05 |
Selective laser annealing process for buried regions in a MOS device Grant 9,196,704 - Jensen , et al. November 24, 2 | 2015-11-24 |
Pulsed Laser Anneal Process For Transistors With Partial Melt Of A Raised Source-drain App 20150200301 - Jensen; Jacob ;   et al. | 2015-07-16 |
Enhanced Dislocation Stress Transistor App 20150155384 - Weber; Cory E. ;   et al. | 2015-06-04 |
Pulsed laser anneal process for transistors with partial melt of a raised source-drain Grant 9,006,069 - Jensen , et al. April 14, 2 | 2015-04-14 |
Integrated Circuits With Selective Gate Electrode Recess App 20150079776 - MUKHERJEE; Srijit ;   et al. | 2015-03-19 |
Transistors With High Concentration Of Boron Doped Germanium App 20150060945 - Murthy; Anand S. ;   et al. | 2015-03-05 |
Transistors with high concentration of boron doped germanium Grant 8,901,537 - Murthy , et al. December 2, 2 | 2014-12-02 |
Integrated circuits with selective gate electrode recess Grant 8,896,030 - Mukherjee , et al. November 25, 2 | 2014-11-25 |
Integrated Circuits With Selective Gate Electrode Recess App 20140070320 - Mukherjee; Srijit ;   et al. | 2014-03-13 |
Selective Laser Annealing Process For Buried Regions In A Mos Device App 20130288438 - Jensen; Jacob ;   et al. | 2013-10-31 |
Method For Forming Superactive Deactivation-resistant Junction With Laser Anneal And Multiple Implants App 20130267084 - Jensen; Jacob M. ;   et al. | 2013-10-10 |
Transistors With High Concentration Of Boron Doped Germanium App 20120153387 - Murthy; Anand S. ;   et al. | 2012-06-21 |
Highly-selective metal etchants Grant 7,741,230 - Rachmady , et al. June 22, 2 | 2010-06-22 |
Forming ultra-shallow junctions Grant 7,456,068 - Kavalieros , et al. November 25, 2 | 2008-11-25 |
Method for fabricating metal gate structures Grant 7,439,571 - Doczy , et al. October 21, 2 | 2008-10-21 |
Highly-selective metal etchants App 20080038924 - Rachmady; Willy ;   et al. | 2008-02-14 |
Forming ultra-shallow junctions App 20070287259 - Kavalieros; Jack T. ;   et al. | 2007-12-13 |
Strain-inducing film formation by liquid-phase epitaxial re-growth App 20070224785 - Liu; Mark Y. | 2007-09-27 |
Method and apparatus for laser annealing Grant 7,211,501 - Liu , et al. May 1, 2 | 2007-05-01 |
Capping layer for a semiconductor device and a method of fabrication Grant 7,196,013 - Liu March 27, 2 | 2007-03-27 |
Sacrificial annealing layer for a semiconductor device and a method of fabrication Grant 7,115,479 - Liu , et al. October 3, 2 | 2006-10-03 |
Arrangements incorporating laser-induced cleaving Grant 7,052,978 - Shaheen , et al. May 30, 2 | 2006-05-30 |
Interconnect adapted for reduced electron scattering App 20050224980 - Leu, Jihperng ;   et al. | 2005-10-13 |
Method for fabricating metal gate structures App 20050202644 - Doczy, Mark L. ;   et al. | 2005-09-15 |
Capping layer for a semiconductor device and a method of fabrication App 20050191857 - Liu, Mark Y. | 2005-09-01 |
Creating shallow junction transistors App 20050191834 - Hwang, Jack ;   et al. | 2005-09-01 |
Creating shallow junction transistors Grant 6,936,518 - Hwang , et al. August 30, 2 | 2005-08-30 |
Creating Shallow Junction Transistors App 20050158957 - Hwang, Jack ;   et al. | 2005-07-21 |
Methods for fabricating metal gate structures App 20050145893 - Doczy, Mark L. ;   et al. | 2005-07-07 |
Sacrificial annealing layer for a semiconductor device and a method of fabrication Grant 6,909,154 - Liu , et al. June 21, 2 | 2005-06-21 |
Arrangements incorporating laser-induced cleaving App 20050048738 - Shaheen, Mohamad A. ;   et al. | 2005-03-03 |
Method and apparatus for laser annealing App 20040115931 - Liu, Mark Y. ;   et al. | 2004-06-17 |
Capping layer for a semiconductor device and a method of fabrication App 20040115935 - Liu, Mark Y. | 2004-06-17 |
Sacrificial annealing layer for a semiconductor device and a method of fabrication App 20040099904 - Liu, Mark Y. ;   et al. | 2004-05-27 |
Sacrificial annealing layer for a semiconductor device and a method of fabrication App 20040102057 - Liu, Mark Y. ;   et al. | 2004-05-27 |
Integrated circuit annealing methods and apparatus Grant 6,675,057 - Liu January 6, 2 | 2004-01-06 |
Extension of shallow trench isolation by ion implantation Grant 6,590,271 - Liu , et al. July 8, 2 | 2003-07-08 |
Integrated circuit annealing methods and apparatus App 20020161468 - Liu, Mark Y. | 2002-10-31 |
Extension of shallow trench isolation by ion implantation Grant 6,432,798 - Liu , et al. August 13, 2 | 2002-08-13 |
Method of forming a doped region in a semiconductor material App 20020086502 - Liu, Mark Y. ;   et al. | 2002-07-04 |
Extension of shallow trench isolation by ion implantation App 20020037627 - Liu, Mark Y. ;   et al. | 2002-03-28 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.