loadpatents
name:-0.010667085647583
name:-0.02673602104187
name:-0.0023000240325928
Liu; Lin Shih Patent Filings

Liu; Lin Shih

Patent Applications and Registrations

Patent applications and USPTO patent grants for Liu; Lin Shih.The latest application filed is for "non-volatile resistive memory configuration cell for field programmable gate array".

Company Profile
2.31.11
  • Liu; Lin Shih - Fremont CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Read operation with data latch and signal termination for 1TNR memory array
Grant 10,475,511 - Liu , et al. Nov
2019-11-12
Programmable logic applications for an array of high on/off ratio and high speed non-volatile memory cells
Grant 10,388,374 - Asnaashari , et al. A
2019-08-20
Non-volatile resistive memory configuration cell for field programmable gate array
Grant 10,199,105 - Liu , et al. Fe
2019-02-05
Read operation with data latch and signal termination for 1TNR memory array
Grant 10,134,469 - Liu , et al. November 20, 2
2018-11-20
Non-volatile Resistive Memory Configuration Cell For Field Programmable Gate Array
App 20170330622 - Liu; Lin Shih ;   et al.
2017-11-16
Programmable logic applications for an array of high on/off ratio and high speed non-volatile memory cells
Grant 9,659,646 - Asnaashari , et al. May 23, 2
2017-05-23
Memory elements with relay devices
Grant 9,520,182 - Liu , et al. December 13, 2
2016-12-13
Memory elements with elevated control signal levels for integrated circuits
Grant 9,245,592 - Liu , et al. January 26, 2
2016-01-26
Memory Elements With Relay Devices
App 20140085967 - Liu; Lin-Shih ;   et al.
2014-03-27
Buffered finFET device
Grant 8,643,108 - Rahim , et al. February 4, 2
2014-02-04
Memory elements with relay devices
Grant 8,611,137 - Liu , et al. December 17, 2
2013-12-17
Memory Elements With Relay Devices
App 20130127494 - Liu; Lin-Shih ;   et al.
2013-05-23
Memory array with distributed clear transistors and variable memory element power supply
Grant 8,411,491 - Liu , et al. April 2, 2
2013-04-02
Buffered Finfet Device
App 20130043536 - RAHIM; Irfan ;   et al.
2013-02-21
Memory elements with voltage overstress protection
Grant 8,369,175 - Liu , et al. February 5, 2
2013-02-05
Volatile Memory Elements With Elevated Power Supply Levels For Programmable Logic Device Integrated Circuits
App 20110285422 - Liu; Lin-Shih ;   et al.
2011-11-24
Volatile memory elements with elevated power supply levels for programmable logic device integrated circuits
Grant 7,995,375 - Liu , et al. August 9, 2
2011-08-09
Integrated circuits with clearable memory elements
Grant 7,911,826 - Liu , et al. March 22, 2
2011-03-22
Integrated circuit memory elements
Grant 7,768,818 - Chan , et al. August 3, 2
2010-08-03
Method and apparatus to power down unused configuration random access memory cells
Grant 7,714,609 - Liu May 11, 2
2010-05-11
Method and apparatus to power down unused configuration random access memory cells
Grant 7,548,091 - Liu June 16, 2
2009-06-16
Volatile Memory Elements With Elevated Power Supply Levels For Programmable Logic Device Integrated Circuits
App 20080266997 - Liu; Lin-Shih ;   et al.
2008-10-30
Volatile memory elements with boosted output voltages for programmable logic device integrated circuits
Grant 7,430,148 - Liu , et al. September 30, 2
2008-09-30
Volatile memory elements with elevated power supply levels for programmable logic device integrated circuits
Grant 7,411,853 - Liu , et al. August 12, 2
2008-08-12
Low-power low-voltage buffer with half-latch
Grant 7,385,423 - Liu , et al. June 10, 2
2008-06-10
Preset and reset circuitry for programmable logic device memory elements
Grant 7,358,764 - Chan , et al. April 15, 2
2008-04-15
Programmable logic device memory elements with elevated power supply levels
Grant 7,277,351 - Liu , et al. October 2, 2
2007-10-02
Programmable logic device memory elements with elevated power supply levels
App 20070109899 - Liu; Lin-Shih ;   et al.
2007-05-17
Volatile memory elements with boosted output voltages for programmable logic device integrated circuits
App 20070113106 - Liu; Lin-Shih ;   et al.
2007-05-17
Volatile memory elements with elevated power supply levels for programmable logic device integrated circuits
App 20070109017 - Liu; Lin-Shih ;   et al.
2007-05-17
Output buffer with control circuitry
Grant 6,366,114 - Liu , et al. April 2, 2
2002-04-02
High speed configuration independent programmable macrocell
Grant RE37,577 - Liu , et al. March 12, 2
2002-03-12
Slew rate control circuit for an integrated circuit
Grant 5,986,489 - Raza , et al. November 16, 1
1999-11-16
High speed configuration independent programmable macrocell
Grant 5,621,338 - Liu , et al. April 15, 1
1997-04-15
High speed configuration independent programmable macrocell
Grant 5,502,403 - Liu , et al. March 26, 1
1996-03-26

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed