loadpatents
Patent applications and USPTO patent grants for Liu; Hsian-Feng.The latest application filed is for "memory controller, method for read control of memory, and associated storage system".
Patent | Date |
---|---|
Memory controller, method for read control of memory, and associated storage system Grant 11,227,642 - Liu January 18, 2 | 2022-01-18 |
Method, Computer Readable Medium And System For Semi-automated Design Of Integrated Circuit App 20210034806 - Liu; Hsian-Feng | 2021-02-04 |
Memory Controller, Method For Read Control Of Memory, And Associated Storage System App 20210035618 - Liu; Hsian-Feng | 2021-02-04 |
Method, Computer Readable Medium And System For Automated Design Of Controllable Oscillator App 20210034803 - Liu; Hsian-Feng ;   et al. | 2021-02-04 |
Delay Locked Loop And Associated Control Method App 20170041009 - Weng; Meng-Tse ;   et al. | 2017-02-09 |
Delay locked loop and associated control method Grant 9,553,593 - Weng , et al. January 24, 2 | 2017-01-24 |
Data transmission method and associated signal transmitter Grant 9,191,182 - Liu , et al. November 17, 2 | 2015-11-17 |
Output apparatus, output driver, and level shifting system Grant 9,143,133 - Liu , et al. September 22, 2 | 2015-09-22 |
Driving circuit and driving method Grant 9,118,318 - Liu , et al. August 25, 2 | 2015-08-25 |
Data Transmission Method And Associated Signal Transmitter App 20150195080 - Liu; Hsian-Feng ;   et al. | 2015-07-09 |
Driving Circuit And Driving Method App 20150194958 - Liu; Hsian-Feng ;   et al. | 2015-07-09 |
Output Apparatus, Output Driver, And Level Shifting System App 20150061746 - Liu; Hsian-Feng ;   et al. | 2015-03-05 |
Control method and controller for DRAM Grant 8,782,332 - Chen , et al. July 15, 2 | 2014-07-15 |
Built-in self-test circuit applied to high speed I/O port Grant 8,773,932 - Chen , et al. July 8, 2 | 2014-07-08 |
Driving Circuit and Driving Method App 20140035554 - Liu; Hsian-Feng ;   et al. | 2014-02-06 |
Apparatus and method of generating universal memory I/O Grant 8,635,569 - Smith , et al. January 21, 2 | 2014-01-21 |
Low voltage transmitter with high output voltage Grant 8,581,628 - Yeh , et al. November 12, 2 | 2013-11-12 |
Built-in Self-test Circuit Applied To High Speed I/o Port App 20130194876 - Chen; Yu-Lin ;   et al. | 2013-08-01 |
Memory controller and associated control method Grant 8,412,883 - Chen , et al. April 2, 2 | 2013-04-02 |
Phase generating apparatus and method thereof Grant 8,339,175 - Liu , et al. December 25, 2 | 2012-12-25 |
Control Method And Controller For Dram App 20120226852 - CHEN; CHUNG-CHING ;   et al. | 2012-09-06 |
Universal IO unit, associated apparatus and method Grant 8,237,470 - Liu , et al. August 7, 2 | 2012-08-07 |
Low Voltage Transmitter with High Output Voltage App 20120057262 - Yeh; Chun-Wen ;   et al. | 2012-03-08 |
Multi-Mode Output Transmitter App 20120025894 - Yang; Shih Jyun ;   et al. | 2012-02-02 |
Memory Controller and Associated Control Method App 20110153963 - Chen; Yo-Lin ;   et al. | 2011-06-23 |
Universal IO Unit, Associated Apparatus and Method App 20110128042 - Liu; Hsian-Feng ;   et al. | 2011-06-02 |
Phase Generating Apparatus and Method Thereof App 20110128061 - Liu; Hsian-Feng ;   et al. | 2011-06-02 |
Apparatus and Method of Generating Universal Memory I/O App 20110131354 - Smith; Sterling ;   et al. | 2011-06-02 |
Method and device for equalizing mode selection Grant 7,447,511 - Huang , et al. November 4, 2 | 2008-11-04 |
Method and device for equalizing mode selection App 20050270076 - Huang, Ke-Chiang ;   et al. | 2005-12-08 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.