Patent applications and USPTO patent grants for Liu; Chia-Chen.The latest application filed is for "wnt activators and methods of use".
Patent | Date |
---|---|
Wnt Activators And Methods Of Use App 20220267271 - Bu; Guojun ;   et al. | 2022-08-25 |
Smart Mirror Device App 20200348896 - LIU; Chia-Chen ;   et al. | 2020-11-05 |
Smart mirror Grant D889,855 - Liu | 2020-07-14 |
Smart mirror Grant D825,206 - Liu August 14, 2 | 2018-08-14 |
Devices and systems for remote control Grant 9,396,728 - Liu , et al. July 19, 2 | 2016-07-19 |
Devices And Systems For Remote Control App 20150325239 - Liu; Chia-Chen ;   et al. | 2015-11-12 |
Devices and systems for remote control Grant 9,123,344 - Liu , et al. September 1, 2 | 2015-09-01 |
System And A Method Of Building A Primary System App 20150134943 - LEE; Chen-Yu ;   et al. | 2015-05-14 |
Chiral diene ligands, a fabrication method thereof and applications thereof Grant 8,586,810 - Wu , et al. November 19, 2 | 2013-11-19 |
Chiral Diene Ligands, A Fabrication Method Thereof And Applications Thereof App 20130096348 - WU; Hsyueh-Liang ;   et al. | 2013-04-18 |
Toilet Seat Cover App 20100313342 - LIU; Chia-Chen | 2010-12-16 |
Test Strip For Detecting Gastric Problems And Detecting Method Thereof App 20100028937 - Liu; Chia-Chen ;   et al. | 2010-02-04 |
Devices And Systems For Remote Control App 20090248413 - LIU; Chia-Chen ;   et al. | 2009-10-01 |
Method of forming a floating gate for a split-gate flash memory device Grant 7,186,615 - Liu March 6, 2 | 2007-03-06 |
Method of forming a floating gate for a split-gate flash memory device App 20050136676 - Liu, Chia-Chen | 2005-06-23 |
Anti-fuse structure employing metal silicide/doped polysilicon laminate App 20050110113 - Lin, Chih-Ming ;   et al. | 2005-05-26 |
Method for fabricating semiconductor memory device App 20050009275 - Liu, Chia-Chen ;   et al. | 2005-01-13 |
Bonding pad structure and manufacturing method thereof Grant 6,287,950 - Wu , et al. September 11, 2 | 2001-09-11 |
EPROM cell structure and a method for forming the EPROM cell structure Grant 6,255,164 - Liu , et al. July 3, 2 | 2001-07-03 |
Vertical thin film transistor Grant 6,107,660 - Yang , et al. August 22, 2 | 2000-08-22 |
Modified zero layer align method of twin well MOS fabrication Grant 5,866,447 - Liu February 2, 1 | 1999-02-02 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.