Liu; Chen-Chin

Patent Applications and Registrations

Patent applications and USPTO patent grants for Liu; Chen-Chin.The latest application filed is for "anti-dishing structure for embedded memory".

Company Profile

15.33.34

Liu; Chen-Chin - Hsinchu TW
Liu; Chen-Chin - Hsinchu City TW
- Hsinchu TW
Liu; Chen-Chin - Hsin-Chu TW
Liu; Chen-Chin - Hsin-Chu City TW
Liu; Chen-Chin - Yunlin TW
Liu, Chen-Chin - Douliou City TW
Liu, Chen-Chin - Yun-Lin Hsien TW
Liu; Chen-Chin - Yunlin Hsien TW

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Semiconductor device and manufacturing method thereof Grant 11,430,799 - Liu , et al. August 30, 2	2022-08-30
Cell-like floating-gate test structure Grant 11,264,292 - Lin , et al. March 1, 2	2022-03-01
Semiconductor device having deep wells Grant 11,195,834 - Lin , et al. December 7, 2	2021-12-07
Cell-like floating-gate test structure Grant 11,088,040 - Lin , et al. August 10, 2	2021-08-10
Semiconductor device and a method for fabricating the same Grant 11,031,294 - Lin , et al. June 8, 2	2021-06-08
Anti-dishing Structure For Embedded Memory App 20200411534 - Lin; Meng-Han ; et al.	2020-12-31
Semiconductor Device And Manufacturing Method Thereof App 20200373317 - LIU; Chen-Chin ; et al.	2020-11-26
Anti-dishing structure for embedded memory Grant 10,804,281 - Lin , et al. October 13, 2	2020-10-13
Semiconductor Device And A Method Of Manufacturing The Same App 20200266196 - LIN; Meng-Han ; et al.	2020-08-20
Semiconductor device and manufacturing method thereof Grant 10,741,569 - Liu , et al. A	2020-08-11
Semiconductor device and manufacturing method thereof Grant 10672778 -	2020-06-02
Semiconductor device having deep wells Grant 10,644,000 - Lin , et al.	2020-05-05
Anti-dishing Structure For Embedded Memory App 20200105777 - Lin; Meng-Han ; et al.	2020-04-02
Cell-like Floating-gate Test Structure App 20200083126 - Lin; Meng-Han ; et al.	2020-03-12
Semiconductor Device And Manufacturing Method Thereof App 20200027889 - LIU; Chen-Chin ; et al.	2020-01-23
Cell-like Floating-gate Test Structure App 20200020601 - Lin; Meng-Han ; et al.	2020-01-16
Cell-like floating-gate test structure Grant 10,535,574 - Lin , et al. Ja	2020-01-14
Cell-like Floating-gate Test Structure App 20190088561 - Lin; Meng-Han ; et al.	2019-03-21
Semiconductor Device And A Method Of Manufacturing The Same App 20190088558 - LIN; Meng-Han ; et al.	2019-03-21
Semiconductor Device And Manufacturing Method Thereof App 20190006380 - LIU; Chen-Chin ; et al.	2019-01-03
Semiconductor Device And A Method For Fabricating The Same App 20190006245 - LIN; Meng-Han ; et al.	2019-01-03
Method of manufacturing a semiconductor device having deep wells Grant 10,134,644 - Lin , et al. November 20, 2	2018-11-20
Semiconductor device and a method for fabricating the same Grant 10,049,939 - Lin , et al. August 14, 2	2018-08-14
Method Of Manufacturing A Semiconductor Device Having Deep Wells App 20180090392 - LIN; Meng-Han ; et al.	2018-03-29
Semiconductor Device And A Method For Fabricating The Same App 20180005897 - LIN; Meng-Han ; et al.	2018-01-04
Semiconductor device and a method for fabricating the same Grant 9,847,399 - Lin , et al. December 19, 2	2017-12-19
Method of manufacturing a semiconductor device having deep wells Grant 9,831,134 - Lin , et al. November 28, 2	2017-11-28
Method for manufacturing a finger trench capacitor with a split-gate flash memory cell Grant 9,679,909 - Chuang , et al. June 13, 2	2017-06-13
Interdigitated capacitor to integrate with flash memory Grant 9,590,059 - Chuang , et al. March 7, 2	2017-03-07
Integration techniques for MIM or MIP capacitors with flash memory and/or high-.kappa. metal gate CMOS technology Grant 9,570,539 - Chuang , et al. February 14, 2	2017-02-14
Method For Manufacturing A Finger Trench Capacitor With A Split-gate Flash Memory Cell App 20160379988 - Chuang; Harry-Hak-Lay ; et al.	2016-12-29
INTEGRATION TECHNIQUES FOR MIM OR MIP CAPACITORS WITH FLASH MEMORY AND/OR HIGH-k METAL GATE CMOS TECHNOLOGY App 20160225846 - Chuang; Harry-Hak-Lay ; et al.	2016-08-04
Interdigitated Capacitor To Integrate With Flash Memory App 20160190143 - Chuang; Harry-Hak-Lay ; et al.	2016-06-30
Apparatus and associated method for making a floating gate cell with increased overlay between the control gate and floating gate Grant 8,354,335 - Liu , et al. January 15, 2	2013-01-15
Apparatus and associated method for making a floating gate cell in a virtual ground array Grant 8,017,480 - Liu , et al. September 13, 2	2011-09-13
Apparatus And Associated Method For Making A Floating Gate Cell With Increased Overlay Between The Control Gate And Floating Gate App 20110086482 - Liu; Chen-Chin ; et al.	2011-04-14
Apparatus and associated method for making a floating gate cell with increased overlay between the control gate and floating gate Grant 7,879,708 - Liu , et al. February 1, 2	2011-02-01
Erase operation for use in non-volatile memory Grant 7,403,430 - Liu , et al. July 22, 2	2008-07-22
Apparatus And Associated Method For Making A Floating Gate Cell With Increased Overlay Between The Control Gate And Floating Gate App 20080121971 - Liu; Chen-Chin ; et al.	2008-05-29
An Apparatus and Associated Method for Making a Floating Gate Cell in a Virtual Ground Array App 20070284644 - Liu; Chen-Chin ; et al.	2007-12-13
Bit line selection transistor layout structure Grant 7,286,396 - Yang , et al. October 23, 2	2007-10-23
Erase operation for use in non-volatile memory App 20070189080 - Liu; Cheng-Jye ; et al.	2007-08-16
Bit line selection transistor layout structure App 20070081383 - Yang; Ling Kuey ; et al.	2007-04-12
Memory array including isolation between memory cell and dummy cell portions Grant 7,183,608 - Huang , et al. February 27, 2	2007-02-27
Memory array including isolation between memory cell and dummy cell portions App 20060267079 - Huang; Lan-Ting ; et al.	2006-11-30
Method of increasing cell retention capacity of silicon nitride read-only-memory cell Grant 7,132,302 - Chuang , et al. November 7, 2	2006-11-07
Method for forming non-volatile memory cell with low-temperature-formed dielectric between word and bit lines, and non-volatile memory array including such memory cells Grant 7,064,032 - Hsu , et al. June 20, 2	2006-06-20
Method of over-erase prevention in a non-volatile memory device and related structure Grant 6,930,928 - Liu , et al. August 16, 2	2005-08-16
Non-volatile memory cell with dielectric spacers along sidewalls of a component stack, and method for forming same App 20050142763 - Hsu, Fu-Shiung ; et al.	2005-06-30
Word line strap layout structure Grant 6,909,131 - Liu , et al. June 21, 2	2005-06-21
Method of over-erase prevention in a non-volatile memory device and related structure App 20050078527 - Liu, Chen Chin ; et al.	2005-04-14
Non-volatile memory cell with dielectric spacers along sidewalls of a component stack, and method for forming same Grant 6,869,843 - Hsu , et al. March 22, 2	2005-03-22
[method Of Increasing Cell Retention Capacity Of Silicon Nitride Read-only-memory Cell] App 20050026309 - Chuang, Kuen-Chi ; et al.	2005-02-03
Method for forming non-volatile memory cell with low-temperature-formed dielectric between word and bit lines, and non-volatile memory array including such memory cells App 20050020010 - Hsu, Fu Shiung ; et al.	2005-01-27
Non-volatile memory cell with dielectric spacers along sidewalls of a component stack, and method for forming same App 20040262664 - Hsu, Fu-Shiung ; et al.	2004-12-30
Word Line Strap Layout Structure App 20040238863 - Liu, Chen-Chin ; et al.	2004-12-02
Method for preventing bit line to bit line leakage in memory cell Grant 6,784,053 - Chen , et al. August 31, 2	2004-08-31
Method of forming the protective film to prevent nitride read only memory cell charging Grant 6,617,204 - Sung , et al. September 9, 2	2003-09-09
Method for fabricating nitride read-only memory Grant 6,610,586 - Liu August 26, 2	2003-08-26
Nitride ready only memory cell with two top oxide layers and the method for manufacturing the same App 20030129794 - Liu, Chen-Chin	2003-07-10
Method for preventing bit line to bit line leakage in memory cell App 20030109104 - Chen, Chia-Hsing ; et al.	2003-06-12
Method of fabricating a NROM cell to prevent charging App 20030040152 - Liu, Chen-Chin ; et al.	2003-02-27
Method of forming the protective film to prevent NROM cell charging App 20030032224 - Sung, Jiann-Long ; et al.	2003-02-13
Nitride read only memory cell Grant 6,514,831 - Liu February 4, 2	2003-02-04
Method of fabricating silicon nitride read only memory Grant 6,468,864 - Sung , et al. October 22, 2	2002-10-22
High gate coupling non-volatile memory structure App 20020125520 - Liu, Chen-Chin	2002-09-12
Method of forming a three-dimensional polysilicon layer on a semiconductor wafer App 20020055226 - Liu, Chen-Chin ; et al.	2002-05-09

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.