LIOU; CHUN-HUNG

Patent Applications and Registrations

Patent applications and USPTO patent grants for LIOU; CHUN-HUNG.The latest application filed is for "semiconductor device integrating backside power grid and related integrated circuit and fabrication method".

Company Profile

4.6.7

LIOU; CHUN-HUNG - HSINCHU CITY TW
Liou; Chun-Hung - Hsinchu TW
Liou; Chun Hung - Tainan TW

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Semiconductor Device Integrating Backside Power Grid And Related Integrated Circuit And Fabrication Method App 20210384351 - CHEN; CHIH-LIANG ; et al.	2021-12-09
Semiconductor device integrating backside power grid and related integrated circuit and fabrication method Grant 11,121,256 - Chen , et al. September 14, 2	2021-09-14
Semiconductor device including region having both continuous regions, and method and system for generating layout diagram of same Grant 11,048,848 - Peng , et al. June 29, 2	2021-06-29
Semiconductor Device Integrating Backside Power Grid And Related Integrated Circuit And Fabrication Method App 20200303551 - CHEN; CHIH-LIANG ; et al.	2020-09-24
Semiconductor device integrating backside power grid and related integrated circuit and fabrication method Grant 10,700,207 - Chen , et al.	2020-06-30
Semiconductor Device Including Cell Region Having Both Aa-continuous And Aa-discontinuous Regions, And Method And System For Gen App 20200019672 - PENG; Shih-Wei ; et al.	2020-01-16
Semiconductor Device Integrating Backside Power Grid And Related Integrated Circuit And Fabrication Method App 20190164882 - CHEN; CHIH-LIANG ; et al.	2019-05-30
Semiconductor device including source/drain contact having height below gate stack Grant 9,917,050 - Chen , et al. March 13, 2	2018-03-13
Structure And Method For Semiconductor Device App 20170040259 - Chen; Chih-Liang ; et al.	2017-02-09
Method of forming semiconductor device including source/drain contact having height below gate stack Grant 9,478,636 - Chen , et al. October 25, 2	2016-10-25
Structure and Method for Semiconductor Device App 20150332962 - Chen; Chih-Liang ; et al.	2015-11-19
Liquid crystal display Grant 6,972,812 - Lu , et al. December 6, 2	2005-12-06
Liquid crystal display App 20030128312 - Lu, Rung Nan ; et al.	2003-07-10

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.