Ling; Ann
Patent Applications and Registrations
Patent applications and USPTO patent grants for Ling; Ann.The latest application filed is for "multi-level cache coherency protocol for cache line evictions".
- Ling; Ann - Santa Clara CA
- Ling; Ann - Folsom CA
| Patent | Date |
|---|---|
| Multi-level Cache Coherency Protocol For Cache Line Evictions App 20220100661 - Apte; Amit ; et al. | 2022-03-31 |
| Reducing chiplet wakeup latency Grant 11,281,280 - Tsien , et al. March 22, 2 | 2022-03-22 |
| Reducing Chiplet Wakeup Latency App 20200387208 - Tsien; Benjamin ; et al. | 2020-12-10 |
| Reducing chiplet wakeup latency Grant 10,656,696 - Tsien , et al. | 2020-05-19 |
| Cache to cache data transfer acceleration techniques Grant 10,503,648 - Kalyanasundharam , et al. Dec | 2019-12-10 |
| Cache To Cache Data Transfer Acceleration Techniques App 20190179758 - Kalyanasundharam; Vydhyanathan ; et al. | 2019-06-13 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 