Lines; Valerie L.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Lines; Valerie L..The latest application filed is for "pre-charge voltage generation and power saving modes".

Company Profile

0.26.23

Lines; Valerie L. - Ottawa CA
Lines; Valerie L - Ottawa CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Pre-Charge Voltage Generation and Power Saving Modes App 20120320695 - Lines; Valerie L. ; et al.	2012-12-20
Pre-charge voltage generation and power saving modes Grant 8,279,685 - Lines , et al. October 2, 2	2012-10-02
Low power memory architecture Grant 8,149,634 - Lines April 3, 2	2012-04-03
Dynamic memory word line driver scheme Grant 8,023,314 - Lines September 20, 2	2011-09-20
Pre-charge Voltage Generation And Power Saving Modes App 20110122719 - Lines; Valerie L. ; et al.	2011-05-26
Pre-charge voltage generation and power saving modes Grant 7,903,477 - Lines , et al. March 8, 2	2011-03-08
Dynamic Memory Word Line Driver Scheme App 20090237981 - Lines; Valerie L.	2009-09-24
Low Power Memory Architecture App 20090231931 - LINES; Valerie L.	2009-09-17
Pre-charge Voltage Generation And Power Saving Modes App 20090219767 - Lines; Valerie L. ; et al.	2009-09-03
Low power memory architecture Grant 7,555,659 - Lines June 30, 2	2009-06-30
Voltage level shifter circuit Grant 7,541,837 - Lines June 2, 2	2009-06-02
Dynamic memory word line driver scheme Grant 7,535,749 - Lines May 19, 2	2009-05-19
Voltage Level Shifter Circuit App 20080054941 - LINES; Valerie L.	2008-03-06
Voltage level shifter circuit Grant 7,312,636 - Lines December 25, 2	2007-12-25
DRAM boosted voltage supply App 20070200611 - Foss; Richard C. ; et al.	2007-08-30
Low power memory architecture App 20070201295 - Lines; Valerie L.	2007-08-30
Voltage level shifter circuit App 20070182450 - Lines; Valerie L.	2007-08-09
Dynamic memory word line driver scheme App 20070025137 - Lines; Valerie L.	2007-02-01
Priority encoder circuit and method Grant 7,043,601 - McKenzie , et al. May 9, 2	2006-05-09
Dynamic memory word line driver scheme Grant 7,038,937 - Lines May 2, 2	2006-05-02
DRAM boosted voltage supply App 20060028899 - Foss; Richard C. ; et al.	2006-02-09
DRAM boosted voltage supply Grant 6,980,448 - Foss , et al. December 27, 2	2005-12-27
Dynamic memory word line driver scheme App 20050018523 - Lines, Valerie L.	2005-01-27
Priority encoder circuit and method App 20040139275 - McKenzie, Robert ; et al.	2004-07-15
Dynamic memory word line driver scheme App 20040037155 - Lines, Valerie L.	2004-02-26
Boosted voltage supply App 20040036456 - Foss, Richard C. ; et al.	2004-02-26
Priority encoder circuit and method Grant 6,693,814 - McKenzie , et al. February 17, 2	2004-02-17
Circuit and method for multiple match detection in content addressable memories Grant 6,667,924 - Ahmed , et al. December 23, 2	2003-12-23
Dynamic random access memory boosted voltage supply Grant 6,614,705 - Foss , et al. September 2, 2	2003-09-02
Bitline precharge Grant 6,608,788 - Ma , et al. August 19, 2	2003-08-19
Dynamic memory word line driver scheme Grant 6,603,703 - Lines August 5, 2	2003-08-05
Circuit and method for multiple match detection in content addressable memories App 20030081474 - Ahmed, Abdullah ; et al.	2003-05-01
Bitline precharge App 20030072205 - Ma, Peter P. ; et al.	2003-04-17
Method for multiple match detection in content addressable memories Grant 6,538,947 - Ahmed , et al. March 25, 2	2003-03-25
Bitline Precharge App 20030016580 - Ma, Peter P. ; et al.	2003-01-23
Boosted voltage supply App 20020075706 - Foss, Richard C. ; et al.	2002-06-20
Priority encoder circuit and method App 20020042865 - McKenzie, Robert N. ; et al.	2002-04-11
Method for multiple match detection in content addressable memories App 20020009009 - Ahmed, Abdullah ; et al.	2002-01-24
Dynamic memory word line driver scheme App 20010046162 - Lines, Valerie L.	2001-11-29
High voltage boosted word line supply charge pump and regulator for dram App 20010009518 - Foss, Richard C. ; et al.	2001-07-26
High voltage boosted word line supply charge pump and regulator for DRAM Grant 6,236,581 - Foss , et al. May 22, 2	2001-05-22
Dynamic memory word line driver scheme Grant 6,061,277 - Lines May 9, 2	2000-05-09
Dynamic memory word line driver scheme Grant 5,822,253 - Lines October 13, 1	1998-10-13
Dynamic memory word line driver Grant 5,751,643 - Lines May 12, 1	1998-05-12
High voltage boosted word line supply charge pump and regulator for dram Grant 5,699,313 - Foss , et al. December 16, 1	1997-12-16
High voltage boosted word line supply charge pump and regulator for DRAM Grant 5,406,523 - Foss , et al. April 11, 1	1995-04-11
High voltage boosted word line supply charge pump regulator for DRAM Grant 5,267,201 - Foss , et al. November 30, 1	1993-11-30
Dynamic memory row/column redundancy scheme Grant 5,245,576 - Foss , et al. September 14, 1	1993-09-14
Dynamic memory word line driver scheme Grant 5,214,602 - Lines May 25, 1	1993-05-25

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.