Lines; Andrew

Patent Applications and Registrations

Patent applications and USPTO patent grants for Lines; Andrew.The latest application filed is for "energy efficient memory array with optimized burst read and write data access, and scheme for reading and writing data from/to rearranged memory subarray where unused metadata is stored in a sparsity map".

Company Profile

0.25.22

Lines; Andrew - Portland OR
Lines; Andrew - Malibu CA US
Lines; Andrew - Calabasas CA
Lines; Andrew - Pasadena CA
Lines; Andrew - Los Angeles CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Energy Efficient Memory Array With Optimized Burst Read And Write Data Access, And Scheme For Reading And Writing Data From/to Rearranged Memory Subarray Where Unused Metadata Is Stored In A Sparsity Map App 20210193196 - Augustine; Charles ; et al.	2021-06-24
Binary search pipeline Grant 8,954,661 - Lines February 10, 2	2015-02-10
Multi-level domino, bundled data, and mixed templates Grant 8,495,543 - Dimou , et al. July 23, 2	2013-07-23
Clustering and fanout optimizations of asynchronous circuits Grant 8,448,105 - Dimou , et al. May 21, 2	2013-05-21
Pseudo dual-port SRAM and a shared memory switch using multiple memory banks and a sideband memory Grant 8,370,557 - Dama , et al. February 5, 2	2013-02-05
Binary Search Pipeline App 20120110049 - Lines; Andrew	2012-05-03
Power aware asynchronous circuits Grant 8,086,975 - Shiring , et al. December 27, 2	2011-12-27
Logic synthesis of multi-level domino asynchronous pipelines Grant 8,051,396 - Beerel , et al. November 1, 2	2011-11-01
Multi-level Domino, Bundled Data, And Mixed Templates App 20110029941 - Dimou; Georgios ; et al.	2011-02-03
Shared-memory Switch Fabric Architecture App 20100325370 - Cummings; Uri ; et al.	2010-12-23
Shared-memory switch fabric architecture Grant 7,814,280 - Cummings , et al. October 12, 2	2010-10-12
Pseudo Dual-ported Sram App 20100161892 - Dama; Jonathan ; et al.	2010-06-24
Asynchronous multiple-order issue system architecture Grant 7,698,535 - Lines , et al. April 13, 2	2010-04-13
Power Aware Asynchronous Circuits App 20090288058 - Shiring; Ken ; et al.	2009-11-19
Clustering And Fanout Optimizations Of Asynchronous Circuits App 20090288059 - Dimou; Georgios ; et al.	2009-11-19
Logic synthesis of multi-level domino asynchronous pipelines Grant 7,584,449 - Beerel , et al. September 1, 2	2009-09-01
Logic Synthesis Of Multi-level Domino Asynchronous Pipelines App 20090217232 - Beerel; Peter ; et al.	2009-08-27
Asynchronous crossbar with deterministic or arbitrated control Grant 7,283,557 - Cummings , et al. October 16, 2	2007-10-16
Asynchronous crossbar with deterministic or arbitrated control Grant 7,274,710 - Cummings , et al. September 25, 2	2007-09-25
Asynchronous crossbar with deterministic or arbitrated control Grant 7,274,709 - Cummings , et al. September 25, 2	2007-09-25
Asynchronous system-on-a-chip interconnect Grant 7,239,669 - Cummings , et al. July 3, 2	2007-07-03
Asynchronous static random access memory Grant 7,161,828 - Cummings , et al. January 9, 2	2007-01-09
Asynchronous system-on-a-chip interconnect App 20060239392 - Cummings; Uri ; et al.	2006-10-26
Shared-memory switch fabric architecture App 20060155938 - Cummings; Uri ; et al.	2006-07-13
Logic synthesis of multi-level domino asynchronous pipelines App 20060120189 - Beerel; Peter ; et al.	2006-06-08
Asynchronous static random access memory Grant 7,050,324 - Cummings , et al. May 23, 2	2006-05-23
Asynchronous static random access memory App 20050276095 - Cummings, Uri ; et al.	2005-12-15
Techniques for facilitating conversion between asynchronous and synchronous domains Grant 6,961,863 - Davies , et al. November 1, 2	2005-11-01
Techniques for facilitating conversion between asynchronous and synchronous domains Grant 6,950,959 - Davies , et al. September 27, 2	2005-09-27
Asynchronous static random access memory App 20050024928 - Cummings, Uri ; et al.	2005-02-03
Methods and apparatus for facilitating physical synthesis of an integrated circuit design Grant 6,785,875 - Beerel , et al. August 31, 2	2004-08-31
Asynchronous system-on-a-chip interconnect App 20040151209 - Cummings, Uri ; et al.	2004-08-05
Asynchronous multiple-order issue system architecture App 20040111589 - Lines, Andrew ; et al.	2004-06-10
Message transfer system App 20040100900 - Lines, Andrew ; et al.	2004-05-27
Methods and apparatus for facilitating physical synthesis of an integrated circuit design App 20040034844 - Beerel, Peter ; et al.	2004-02-19
Pipelined asynchronous processing Grant 6,658,550 - Martin , et al. December 2, 2	2003-12-02
Techniques for facilitating conversion between asynchronous and synchronous domains App 20030165158 - Davies, Michael I. ; et al.	2003-09-04
Techniques for facilitating conversion between asynchronous and synchronous domains App 20030159078 - Davies, Michael I. ; et al.	2003-08-21
Asynchronous crossbar with deterministic or arbitrated control App 20030146075 - Cummings, Uri ; et al.	2003-08-07
Asynchronous crossbar with deterministic or arbitrated control App 20030146073 - Cummings, Uri ; et al.	2003-08-07
Asynchronous crossbar with deterministic or arbitrated control App 20030146074 - Cummings, Uri ; et al.	2003-08-07
Pipelined asynchronous processing Grant 6,381,692 - Martin , et al. April 30, 2	2002-04-30
Method and system for rotating a three-dimensional model about two orthogonal axes Grant 5,557,714 - Lines , et al. September 17, 1	1996-09-17

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.