Lindberg; Grant
Patent Applications and Registrations
Patent applications and USPTO patent grants for Lindberg; Grant.The latest application filed is for "multi-function hook and carabineer".
- Lindberg; Grant - Seattle WA
- Lindberg; Grant - Pleasanton CA
| Patent | Date |
|---|---|
| Multi-function hook and carabineer Grant 9,453,527 - Yoo , et al. September 27, 2 | 2016-09-27 |
| Multi-function Hook And Carabineer App 20140317892 - YOO; Mina ; et al. | 2014-10-30 |
| I/O planning with lock and insertion features Grant 8,099,708 - Lindberg , et al. January 17, 2 | 2012-01-17 |
| I/o Planning With Lock And Insertion Features App 20090210846 - Lindberg; Grant ; et al. | 2009-08-20 |
| I/O planning with lock and insertion features Grant 7,543,261 - Lindberg , et al. June 2, 2 | 2009-06-02 |
| IP placement validation Grant 7,469,398 - Martin , et al. December 23, 2 | 2008-12-23 |
| Resource estimation for design planning Grant 7,464,345 - Martin , et al. December 9, 2 | 2008-12-09 |
| Enabling efficient design reuse in platform ASICs Grant 7,299,446 - He , et al. November 20, 2 | 2007-11-20 |
| Guided capture, creation, and seamless integration with scalable complexity of a clock specification into a design flow of an integrated circuit Grant 7,290,224 - Byrn , et al. October 30, 2 | 2007-10-30 |
| Floorplan visualization method using gate count and gate density estimations Grant 7,197,735 - Martin , et al. March 27, 2 | 2007-03-27 |
| IP placement validation App 20070044059 - Martin; Gregor J. ; et al. | 2007-02-22 |
| Enabling efficient design reuse in platform ASICs App 20070044058 - He; Ying Chun ; et al. | 2007-02-22 |
| Resource estimation for design planning App 20070028196 - Martin; Gregor J. ; et al. | 2007-02-01 |
| I /O planning with lock and insertion features App 20060248491 - Lindberg; Grant ; et al. | 2006-11-02 |
| Floorplan visualization method App 20060129963 - Martin; Gregor J. ; et al. | 2006-06-15 |
| Guided capture, creation, and seamless integration with scalable complexity of a clock specification into a design flow of an integrated circuit App 20050273738 - Byrn, Jonathan ; et al. | 2005-12-08 |
| Delay/load estimation for use in integrated circuit design Grant 6,634,014 - Lindberg , et al. October 14, 2 | 2003-10-14 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 