loadpatents
name:-0.0096368789672852
name:-0.0073051452636719
name:-0.00050497055053711
Lin; Jy-Hwang Patent Filings

Lin; Jy-Hwang

Patent Applications and Registrations

Patent applications and USPTO patent grants for Lin; Jy-Hwang.The latest application filed is for "method for forming single-level electrically erasable and programmable read only memory operated in environment with high/low-voltage".

Company Profile
0.7.8
  • Lin; Jy-Hwang - Hsin-Chu TW
  • Lin; Jy-Hwang - Taichung N/A TW
  • Lin; Jy-Hwang - Hsinchu City TW
  • Lin; Jy-Hwang - Hsin-Chu City TW
  • Lin, Jy-Hwang - Kaohsiung City TW
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Semiconductor structure
Grant 9,978,795 - Lin , et al. May 22, 2
2018-05-22
Method for forming single-level electrically erasable and programmable read only memory operated in environment with high/low-voltage
Grant RE44,156 - Chen , et al. April 16, 2
2013-04-16
Method for Forming Single-Level Electrically Erasable and Programmable Read Only Memory Operated in Environment with High/Low-Voltage
App 20100240181 - CHEN; Rong-Ching ;   et al.
2010-09-23
Method for fabricating integrated circuits having both high voltage and low voltage devices
Grant 7,256,092 - Chen , et al. August 14, 2
2007-08-14
Interconnect structure and method of manufacturing the same
App 20070063349 - Kao; Tsui-Lien ;   et al.
2007-03-22
Method of forming devices having three different operation voltages
Grant 7,091,079 - Chen , et al. August 15, 2
2006-08-15
Method Of Forming Devices Having Three Different Operation Voltages
App 20060099753 - CHEN; Jung-Ching ;   et al.
2006-05-11
Method of integrating high voltage metal oxide semiconductor devices and submicron metal oxide semiconductor devices
Grant 7,005,339 - Huang , et al. February 28, 2
2006-02-28
Method For Fabricating Integrated Circuits Having Both High Voltage And Low Voltage Devices
App 20060017114 - Chen; Jung-Ching ;   et al.
2006-01-26
Method Of Integrating High Voltage Metal Oxide Semiconductor Devices And Submicron Metal Oxide Semiconductor Devices
App 20050130378 - Huang, Ching-Chun ;   et al.
2005-06-16
Method for forming single-level electrically erasable and programmable read only memory operated in environment with high/low-voltage
Grant 6,900,097 - Chen , et al. May 31, 2
2005-05-31
Method for forming single-level electrically erasable and programmable read only memory operated in environment with high/low-voltage
App 20040229434 - Chen, Rong-Ching ;   et al.
2004-11-18
Metal etching process
App 20010009249 - Kuo, Wen-Pin ;   et al.
2001-07-26
Metal etching process
App 20010009248 - Kuo, Wen-Pin ;   et al.
2001-07-26

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed