Lin; Jentsung

Patent Applications and Registrations

Patent applications and USPTO patent grants for Lin; Jentsung.The latest application filed is for "multi-port memory circuits".

Company Profile

0.10.11

Lin; Jentsung - Carlsbad CA
LIN; Jentsung - Cardiff by the Sea CA
Lin; Jentsung - San Diego CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Multi-port memory circuits Grant 9,384,825 - Lin , et al. July 5, 2	2016-07-05
Multi-port Memory Circuits App 20160093363 - LIN; Jentsung ; et al.	2016-03-31
Memory Redundancy Reduction App 20160063170 - Lin; Jentsung ; et al.	2016-03-03
Dual-voltage domain memory buffers, and related systems and methods Grant 9,142,268 - Lin , et al. September 22, 2	2015-09-22
Sense amplifier including a level shifter Grant 9,124,276 - Lin , et al. September 1, 2	2015-09-01
Sense Amplifier Including A Level Shifter App 20140176221 - Lin; Jentsung ; et al.	2014-06-26
Voltage level shifter with dynamic circuit structure having discharge delay tracking Grant 8,653,852 - Lin , et al. February 18, 2	2014-02-18
Dual-voltage Domain Memory Buffers, And Related Systems And Methods App 20130182515 - Lin; Jentsung ; et al.	2013-07-18
Voltage Level Shifter with Dynamic Circuit Structure having Discharge Delay Tracking App 20110193609 - Lin; Jentsung ; et al.	2011-08-11
Voltage Level Shifter With Dynamic Circuit Structure Having Discharge Delay Tracking App 20110193592 - Lin; Jentsung ; et al.	2011-08-11
Circuits and methods for sleep state leakage current reduction Grant 7,996,695 - Saint-Laurent , et al. August 9, 2	2011-08-09
Voltage level shifter with dynamic circuit structure having discharge delay tracking Grant 7,986,165 - Lin , et al. July 26, 2	2011-07-26
Multi-Stage Multiplexing Operation Including Combined Selection and Data Alignment or Data Replication App 20110179242 - Ingle; Ajay Anant ; et al.	2011-07-21
Method and context switch device for implementing design-for-testability functionality of latch-based register files Grant 7,979,684 - Lin , et al. July 12, 2	2011-07-12
Dynamic word line drivers and decoders for memory arrays Grant 7,693,002 - Lin April 6, 2	2010-04-06
Circuits and Methods for Sleep State Leakage Current Reduction App 20090210728 - Saint-Laurent; Martin ; et al.	2009-08-20
Memory bus output driver of a multi-bank memory device and method therefor Grant 7,505,342 - Lin , et al. March 17, 2	2009-03-17
Memory Bus Output Driver Of A Multi-bank Memory Device And Method Therefor App 20080112243 - Lin; Jentsung ; et al.	2008-05-15
Dynamic Word Line Drivers And Decoders For Memory Arrays App 20080084778 - Lin; Jentsung	2008-04-10
Register with a context switch device and method of context switching App 20080034192 - Lin; Jentsung ; et al.	2008-02-07

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.