LIN; Hong-Nien

Patent Applications and Registrations

Patent applications and USPTO patent grants for LIN; Hong-Nien.The latest application filed is for "semiconductor device and manufacturing method thereof".

Company Profile

3.9.10

LIN; Hong-Nien - Hsinchu TW
Lin; Hong-Nien - Taichung TW
Lin; Hong-Nien - Taichung City TW

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Semiconductor Device And Manufacturing Method Thereof App 20210343705 - CHANG; Chia-Wen ; et al.	2021-11-04
Semiconductor device and manufacturing method thereof Grant 11,043,489 - Chang , et al. June 22, 2	2021-06-22
CMOS finFET with doped spacers and method for forming the same Grant 10,964,815 - Lin , et al. March 30, 2	2021-03-30
Semiconductor device and manufacturing method thereof Grant 10,937,783 - Chang , et al. March 2, 2	2021-03-02
Semiconductor Device And Method For Forming The Same App 20190378927 - LIN; HONG-NIEN ; et al.	2019-12-12
Semiconductor Device And Manufacturing Method Thereof App 20180350800 - CHANG; Chia-Wen ; et al.	2018-12-06
Semiconductor Device And Manufacturing Method Thereof App 20180151745 - CHANG; Chia-Wen ; et al.	2018-05-31
Body-tied, strained-channel multi-gate device and methods Grant 9,653,552 - Lin , et al. May 16, 2	2017-05-16
Body-Tied, Strained-Channel Multi-Gate Device and Methods App 20160322463 - Lin; Hong-Nien ; et al.	2016-11-03
Body-tied, strained-channel multi-gate device and methods of manufacturing same Grant 9,406,800 - Lin , et al. August 2, 2	2016-08-02
Body-Tied, Strained-Channel Multi-Gate Device and Methods of Manufacturing Same App 20160104800 - Lin; Hong-Nien ; et al.	2016-04-14
Body-tied, strained-channel multi-gate device and methods of manufacturing same Grant 9,214,554 - Lin , et al. December 15, 2	2015-12-15
Body-Tied, Strained-Channel Multi-Gate Device and Methods of Manufacturing Same App 20150206970 - Lin; Hong-Nien ; et al.	2015-07-23
Body-tied, strained-channel multi-gate device and methods of manufacturing same Grant 8,946,811 - Lin , et al. February 3, 2	2015-02-03
Forming embedded dielectric layers adjacent to sidewalls of shallow trench isolation regions Grant 7,928,474 - Lin , et al. April 19, 2	2011-04-19
MOS Devices Having Elevated Source/Drain Regions App 20090140351 - Lin; Hong-Nien ; et al.	2009-06-04
Forming Embedded Dielectric Layers Adjacent to Sidewalls of Shallow Trench Isolation Regions App 20090045411 - Lin; Hong-Nien ; et al.	2009-02-19
Body-tied, strained-channel multi-gate device and methods of manufacturing same App 20080006908 - Lin; Hong-Nien ; et al.	2008-01-10

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.