loadpatents
name:-0.008234977722168
name:-0.016027927398682
name:-0.00049400329589844
Lin; Halbert S. Patent Filings

Lin; Halbert S.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Lin; Halbert S..The latest application filed is for "memory device with timing overlap mode".

Company Profile
0.13.9
  • Lin; Halbert S. - Austin TX
  • Lin; Halbert S - Austin TX
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Memory system with timing overlap mode for activate and precharge operations
Grant 9,870,812 - Andre , et al. January 16, 2
2018-01-16
Memory Device With Timing Overlap Mode
App 20170084324 - Andre; Thomas ;   et al.
2017-03-23
Boosted supply voltage generator and method therefore
Grant 9,583,169 - Gogl , et al. February 28, 2
2017-02-28
Tamper detection and response in a memory device
Grant 9,569,640 - Subramanian , et al. February 14, 2
2017-02-14
Memory device with timing overlap mode and precharge timing circuit
Grant 9,552,849 - Andre , et al. January 24, 2
2017-01-24
Boosted Supply Voltage Generator And Method Therefore
App 20160254040 - Gogl; Dietmar ;   et al.
2016-09-01
Boosted Supply Voltage Generator For A Memory Device And Method Therefore
App 20160172019 - Gogl; Dietmar ;   et al.
2016-06-16
Boosted supply voltage generator for a memory device and method therefore
Grant 9,361,964 - Gogl , et al. June 7, 2
2016-06-07
Memory Device With Timing Overlap Mode
App 20160104518 - Andre; Thomas ;   et al.
2016-04-14
Word line supply voltage generator for a memory device and method therefore
Grant 9,311,980 - Gogl , et al. April 12, 2
2016-04-12
Word line driver circuit
Grant 9,230,632 - Andre , et al. January 5, 2
2016-01-05
Memory device with timing overlap mode
Grant 9,230,633 - Andre , et al. January 5, 2
2016-01-05
Tamper Detection And Response In A Memory Device
App 20150356322 - Subramanian; Chitra K. ;   et al.
2015-12-10
Tamper detection and response in a memory device
Grant 9,135,970 - Subramanian , et al. September 15, 2
2015-09-15
Memory Device With Timing Overlap Mode
App 20150124524 - Andre; Thomas ;   et al.
2015-05-07
Word line driver circuit
Grant 9,007,811 - Andre , et al. April 14, 2
2015-04-14
Memory device with timing overlap mode
Grant 8,976,610 - Andre , et al. March 10, 2
2015-03-10
Tamper Detection And Response In A Memory Device
App 20140226396 - Subramanian; Chitra K. ;   et al.
2014-08-14
Memory Device With Timing Overlap Mode
App 20140104937 - Andre; Thomas ;   et al.
2014-04-17
Balanced load memory and method of operation
Grant 6,711,068 - Subramanian , et al. March 23, 2
2004-03-23
Balanced Load Memory And Method Of Operation
App 20040001361 - Subramanian, Chitra K. ;   et al.
2004-01-01
Memory having write current ramp rate control
Grant 6,657,889 - Subramanian , et al. December 2, 2
2003-12-02

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed