loadpatents
name:-0.039952039718628
name:-0.021838188171387
name:-0.009861946105957
Lin; Chih-Ching Patent Filings

Lin; Chih-Ching

Patent Applications and Registrations

Patent applications and USPTO patent grants for Lin; Chih-Ching.The latest application filed is for "system and method for real time assay monitoring".

Company Profile
7.27.41
  • Lin; Chih-Ching - Taoyuan TW
  • Lin; Chih-Ching - Ann Arbor MI
  • Lin; Chih-Ching - Taipei TW
  • Lin; Chih-Ching - Hsinchu TW
  • LIN; Chih-Ching - Taoyuan City TW
  • LIN; Chih-Ching - TAICHUNG TW
  • Lin; Chih-Ching - Hualien County TW
  • LIN; CHIH-CHING - TAINAN CITY TW
  • Lin; Chih-Ching - Tainan TW
  • LIN; Chih-Ching - Hsinchu City TW
  • Lin; Chih-Ching - Taoyuan County N/A TW
  • LIN; Chih-Ching - New Taipei City TW
  • Lin; Chih-Ching - Taipei City TW
  • Lin; Chih-Ching - Hsin-Chu TW
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Semiconductor structure
Grant 11,450,556 - Shih , et al. September 20, 2
2022-09-20
System And Method For Real Time Assay Monitoring
App 20220148175 - Cheng; Yu-Heng ;   et al.
2022-05-12
System and method for real time assay monitoring
Grant 11,320,348 - Cheng , et al. May 3, 2
2022-05-03
System And Method For Real Time Assay Monitoring
App 20220090995 - Cheng; Yu-Heng ;   et al.
2022-03-24
Guidance content automatic obtaining and displaying equipment
Grant 11,222,080 - Lin January 11, 2
2022-01-11
Semiconductor device and method of manufacture
Grant 11,183,399 - Wei , et al. November 23, 2
2021-11-23
Semiconductor device and method of manufacture
Grant 11,101,140 - Wei , et al. August 24, 2
2021-08-24
Semiconductor Structure
App 20200411367 - SHIH; Shing-Yih ;   et al.
2020-12-31
Semiconductor structure and fabrication thereof
Grant 10,811,309 - Shih , et al. October 20, 2
2020-10-20
Semiconductor structure and method of manufacturing the same
Grant 10,777,522 - Lin Sept
2020-09-15
Semiconductor Structure And Method Of Manufacturing The Same
App 20200211991 - LIN; Chih-Ching
2020-07-02
Semiconductor Structure And Fabrication Thereof
App 20200176307 - SHIH; Shing-Yih ;   et al.
2020-06-04
Guidance Content Automatic Obtaining And Displaying Equipment
App 20200125605 - LIN; Chih-Ching
2020-04-23
Semiconductor Device and Method of Manufacture
App 20200027750 - Wei; Wen-Hsin ;   et al.
2020-01-23
Dust Filter Barrel
App 20190232209 - LIN; Chih-Ching
2019-08-01
Semiconductor Device and Method of Manufacture
App 20190148166 - Wei; Wen-Hsin ;   et al.
2019-05-16
System And Method For Real Time Assay Monitoring
App 20190094116 - Cheng; Yu-Heng ;   et al.
2019-03-28
Method Of Forming Fine Line Patterns Of Semiconductor Devices
App 20190057870 - SHIH; Shing-Yih ;   et al.
2019-02-21
Method of forming fine island patterns of semiconductor devices
Grant 10,115,594 - Shih , et al. October 30, 2
2018-10-30
Integrated circuit and electronic device
Grant 10,048,742 - Lin , et al. August 14, 2
2018-08-14
Dust Filter Barrel
App 20170266599 - Lin; Chih-Ching
2017-09-21
Dust Filter Barrel
App 20160030873 - Lin; Chih-Ching
2016-02-04
Control Circuit And Method For Maintaining Light Transmittance Of Electrochromic Device
App 20150355520 - CHUNG; YI-WEN ;   et al.
2015-12-10
Control circuit and method for maintaining light transmittance of electrochromic device
Grant 9,188,828 - Chung , et al. November 17, 2
2015-11-17
Intergrated Circuit
App 20150200565 - Lin; Chih-Ching ;   et al.
2015-07-16
Integrated circuit chip with reduced IR drop
Grant 8,772,928 - Lin , et al. July 8, 2
2014-07-08
Metal-based solution treatment of CIGS absorber layer in thin-film solar cells
Grant 8,748,217 - Lin , et al. June 10, 2
2014-06-10
Metal-based Solution Treatment Of Cigs Absorber Layer In Thin-film Solar Cells
App 20140134784 - LIN; Chih-Ching ;   et al.
2014-05-15
Solar Cell
App 20140076392 - LIN; Chih Ching ;   et al.
2014-03-20
Method for forming openings in semiconductor device
Grant 8,642,479 - Lin , et al. February 4, 2
2014-02-04
Digital circuit block having reducing supply voltage drop and method for constructing the same
Grant 8,640,074 - Huang , et al. January 28, 2
2014-01-28
Method for forming fin-shaped semiconductor structure
Grant 8,592,320 - Lin , et al. November 26, 2
2013-11-26
Method for via formation in a semiconductor device
Grant 8,389,402 - Lin , et al. March 5, 2
2013-03-05
Method For Forming Fin-shaped Semiconductor Structure
App 20130045600 - Lin; Chih-Ching ;   et al.
2013-02-21
Integrated Circuit Chip With Reduced Ir Drop
App 20130037934 - Lin; Chih-Ching ;   et al.
2013-02-14
Method For Forming Openings In Semiconductor Device
App 20130017687 - Lin; Chih-Ching ;   et al.
2013-01-17
Method For Via Formation In A Semiconductor Device
App 20120302062 - Lin; Chih Ching ;   et al.
2012-11-29
Pulse-plasma Etching Method And Pulse-plasma Etching Apparatus
App 20120302065 - Lin; Chih Ching ;   et al.
2012-11-29
Method And System For Performing Pulse-etching In A Semiconductor Device
App 20120302070 - Lin; Chih Ching ;   et al.
2012-11-29
Far-infrared Radiation In Use Of Improving Patency Of Arteriovenous Fistula, Decreasing Failure Of Arteriovenous Fistula Maturation, And Preventing And/or Ameliorating Peripheral Artery Diseases
App 20120283802 - LIN; Chih-Ching ;   et al.
2012-11-08
Digital Circuit Block Having Reducing Supply Voltage Drop And Method For Constructing The Same
App 20120056488 - Huang; Shen-Yu ;   et al.
2012-03-08
Layout circuit having a combined tie cell
Grant 7,949,988 - Tsai , et al. May 24, 2
2011-05-24
Method For Reducing Supply Voltage Drop In Digital Circuit Block And Related Layout Architecture
App 20100181847 - Huang; Shen-Yu ;   et al.
2010-07-22
Fabrication method for a damascene bit line contact plug
Grant 7,678,692 - Chen , et al. March 16, 2
2010-03-16
Layout Circuit Having A Combined Tie Cell
App 20090249273 - Tsai; Tung-Kai ;   et al.
2009-10-01
Method For Fabricating A Conductive Plug
App 20090124079 - Huang; Jen-Jui ;   et al.
2009-05-14
Method For Manufacturing Collars Of Deep Trench Capacitors
App 20080254589 - Huang; Jen-Jui ;   et al.
2008-10-16
Method for preventing and/or ameliorating inflammation
App 20080172105 - Lin; Chih-Ching ;   et al.
2008-07-17
Fabrication method for a damascene bit line contact plug
Grant 7,285,377 - Chen , et al. October 23, 2
2007-10-23
Fabrication Method for a Damascene Bit Line Contact Plug
App 20070099125 - Chen; Yi-Nan ;   et al.
2007-05-03
Interconnect structure and method for fabricating the same
Grant 7,067,418 - Huang , et al. June 27, 2
2006-06-27
Interconnect structure and method for fabricating the same
Grant 6,992,393 - Huang , et al. January 31, 2
2006-01-31
Interconnect Structure And Method For Fabricating The Same
App 20050202671 - Huang, Tse-Yao ;   et al.
2005-09-15
[interconnect Structure And Method For Fabricating The Same]
App 20050048749 - HUANG, TSE-YAO ;   et al.
2005-03-03
Conducting wire and contact opening forming method for reducing photoresist thickness and via resistance
App 20050048761 - Lin, Chih-Ching ;   et al.
2005-03-03
Fabrication method for a damascene bit line contact plug
App 20040219462 - Chen, Yi-Nan ;   et al.
2004-11-04
Method of forming bit line contact
App 20040209429 - Lin, Chih-Ching ;   et al.
2004-10-21
Method Of Forming Interconnects
App 20030082899 - Huang, Tse-Yao ;   et al.
2003-05-01
Storage container for integrated circuit semiconductor wafers
Grant 5,553,711 - Lin , et al. September 10, 1
1996-09-10

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed