Lim; Jung-Pil

Patent Applications and Registrations

Patent applications and USPTO patent grants for Lim; Jung-Pil.The latest application filed is for "electronic circuit configured to adjust sampling timing for recovering data".

Company Profile

4.8.11

Lim; Jung-Pil - Hwaseong-si KR
Lim; Jung-Pil - Ulwang-si N/A KR
Lim; Jung-pil - Uiwang-si N/A KR
LIM; Jung-pil - Seoul KR
Lim; Jung-Pil - Gwacheon-si KR

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Electronic circuit configured to adjust sampling timing for recovering data Grant 10,763,866 - Ryu , et al. Sep	2020-09-01
Electronic Circuit Configured To Adjust Sampling Timing For Recovering Data App 20200169261 - RYU; KYUNGHO ; et al.	2020-05-28
Clock data recovery circuit, apparatus including same and method for recovery clock and data Grant 10,355,700 - Lim , et al. July 16, 2	2019-07-16
Clock Data Recovery Circuit, Apparatus Including The Same And Method For Recovery Clock And Data App 20190158100 - LIM; JUNG-PIL ; et al.	2019-05-23
Delay Locked Loop Including Plurality of Delay Lines App 20180083641 - RYU; Kyungho ; et al.	2018-03-22
Clock Data Recovery Device And Display Device Including The Same App 20150067392 - LIM; Jung-pil ; et al.	2015-03-05
Clock and data recovery circuit of a source driver and a display device Grant 8,878,792 - Lim , et al. November 4, 2	2014-11-04
Display Interface That Compresses/decompresses Image Data, Method Of Operating Same, And Device Including Same App 20140253535 - LIM; Jung Pil ; et al.	2014-09-11
System and method for transmitting and receiving signals Grant 8,773,417 - Lim , et al. July 8, 2	2014-07-08
Voltage-controlled delay lines, delay-locked loop circuits including the voltage-controlled delay lines, and multi-phase clock generators using the voltage-controlled delay lines Grant 8,482,327 - Lim , et al. July 9, 2	2013-07-09
Voltage-controlled Delay Lines, Delay-locked Loop Circuits Including The Voltage-controlled Delay Lines, And Multi-phase Clock Generators Using The Voltage-controlled Delay Lines App 20110298510 - Lim; Jung-pil ; et al.	2011-12-08
Clock And Data Recovery Circuit Of A Source Driver And A Display Device App 20110037758 - LIM; Jung-Pil ; et al.	2011-02-17
System And Method For Transmitting And Receiving Signals App 20100134467 - Lim; Jung-pil ; et al.	2010-06-03
Interface Method For Data Tx/rx System Using Data Stream App 20100131688 - BAEK; Dong-hoon ; et al.	2010-05-27
Data Driving Unit And Liquid Crystal Display App 20090207118 - Lee; Jae Youl ; et al.	2009-08-20

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.