loadpatents
Patent applications and USPTO patent grants for Lim; Jeung-Joo.The latest application filed is for "semiconductor memory device with shift redundancy circuits".
Patent | Date |
---|---|
Semiconductor memory device with shift redundancy circuits Grant 7,355,910 - Lee , et al. April 8, 2 | 2008-04-08 |
Semiconductor memory device with shift redundancy circuits App 20060120186 - Lee; Chan-Ho ;   et al. | 2006-06-08 |
Bit cell array for preventing coupling effect in read only memory Grant 7,031,179 - Yon , et al. April 18, 2 | 2006-04-18 |
Semiconductor memory device with shift redundancy circuits Grant 7,027,338 - Lee , et al. April 11, 2 | 2006-04-11 |
Bit cell array for preventing coupling effect in read only memory App 20050152170 - Yon, Sang-Hoon ;   et al. | 2005-07-14 |
Semiconductor memory device with shift redundancy circuits App 20040027863 - Lee, Chan-Ho ;   et al. | 2004-02-12 |
First-in first-out memory device and method of generating flag signal in the same App 20020080672 - Lee, Young Ju ;   et al. | 2002-06-27 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.