loadpatents
name:-0.0004279613494873
name:-0.018620014190674
name:-0.00041699409484863
Liddell; David C. Patent Filings

Liddell; David C.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Liddell; David C..The latest application filed is for "powering computer systems".

Company Profile
0.13.0
  • Liddell; David C. - Gosforth GB
  • Liddell; David C. - Wear GB
  • Liddell; David C. - Tyne & Wear GB
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Powering computer systems
Grant 6,542,997 - Rolls , et al. April 1, 2
2003-04-01
System and method for driving a signal to an unbuffered integrated circuit
Grant 6,519,704 - Liddell , et al. February 11, 2
2003-02-11
System and method for detecting errors using CPU signature
Grant 6,173,416 - Liddell , et al. January 9, 2
2001-01-09
System and method for preserving the state of a device across a reset event
Grant 6,170,068 - Liddell , et al. January 2, 2
2001-01-02
System and method for providing synchronous clock signals in a computer
Grant 6,141,766 - Liddell , et al. October 31, 2
2000-10-31
System and method for accessing devices in a computer system
Grant 6,134,679 - Liddell , et al. October 17, 2
2000-10-17
System and method for iterative copying of read/write memory
Grant 6,134,672 - Liddell , et al. October 17, 2
2000-10-17
System and method for self-referential accesses in a multiprocessor computer
Grant 6,092,218 - Liddell , et al. July 18, 2
2000-07-18
System and method for synchronously resetting a plurality of microprocessors
Grant 6,049,893 - Liddell , et al. April 11, 2
2000-04-11
System and method for tracking dirty memory
Grant 6,047,392 - Liddell , et al. April 4, 2
2000-04-04
System and method for diagnosing errors in a multiprocessor system
Grant 6,038,684 - Liddell , et al. March 14, 2
2000-03-14
System and method for reducing the effects of hardware faults in a computer system employing multiple central processing modules
Grant 5,889,940 - Liddell , et al. March 30, 1
1999-03-30
Method and apparatus for reducing the effects of hardware faults in a computer system employing multiple central processing modules
Grant 5,627,965 - Liddell , et al. May 6, 1
1997-05-06

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed