loadpatents
name:-0.018698930740356
name:-0.01882004737854
name:-0.0059421062469482
Liao; Hung-Che Patent Filings

Liao; Hung-Che

Patent Applications and Registrations

Patent applications and USPTO patent grants for Liao; Hung-Che.The latest application filed is for "method of making a semiconductor structure".

Company Profile
6.16.17
  • Liao; Hung-Che - Tainan TW
  • LIAO; Hung-Che - Hsinchu TW
  • Liao; Hung-Che - Tainan City TW
  • Liao; Hung-Che - Hsin-Chu TW
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Semiconductor structure and method for forming the same
Grant 11,121,141 - Chuang , et al. September 14, 2
2021-09-14
Method Of Making A Semiconductor Structure
App 20210210381 - LEE; Chih-Ming ;   et al.
2021-07-08
Semiconductor structure
Grant 10,964,589 - Lee , et al. March 30, 2
2021-03-30
Semiconductor Device
App 20200152648 - Liu; Chien-Hsuan ;   et al.
2020-05-14
Non-volatile memory having an erase gate formed between two floating gates with two word lines formed on other sides and a method for forming the same
Grant 10,535,670 - Liu , et al. Ja
2020-01-14
Semiconductor Structure and Method for Forming the Same
App 20190259771 - Chuang; Chiang-Ming ;   et al.
2019-08-22
Contact structure for high aspect ratio and method of fabricating the same
Grant 10,283,604 - Lu , et al.
2019-05-07
Semiconductor structure and method for forming the same
Grant 10,283,510 - Chuang , et al.
2019-05-07
Semiconductor Structure and Method for Forming the Same
App 20180006046 - Chuang; Chiang-Ming ;   et al.
2018-01-04
Semiconductor Structure
App 20170358485 - LEE; Chih-Ming ;   et al.
2017-12-14
Flash memory device having high coupling ratio
Grant 9,825,046 - Lin , et al. November 21, 2
2017-11-21
Semiconductor structure and method for forming the same
Grant 9,768,182 - Chuang , et al. September 19, 2
2017-09-19
Manufacturing Method Of Non-volatile Memory And Non-volatile Memory
App 20170250188 - Liu; Chien-Hsuan ;   et al.
2017-08-31
Method for fabricating semiconductor structure with passivation sidewall block
Grant 9,735,049 - Lee , et al. August 15, 2
2017-08-15
Flash Memory Device Having High Coupling Ratio
App 20170194336 - LIN; Yu-Chu ;   et al.
2017-07-06
Damascene non-volatile memory cells and methods for forming the same
Grant 9,666,588 - Chiu , et al. May 30, 2
2017-05-30
Method For Fabricating Semiconductor Structure With Passivation Sidewall Block
App 20170148667 - LEE; Chih-Ming ;   et al.
2017-05-25
Semiconductor Structure And Method For Forming The Same
App 20170110466 - CHUANG; Chiang-Ming ;   et al.
2017-04-20
Contact Structure For High Aspect Ratio And Method Of Fabricating The Same
App 20170033047 - LU; Szu-Hsien ;   et al.
2017-02-02
Semiconductor device structure and method for manufacturing the same
Grant 9,449,976 - Wu , et al. September 20, 2
2016-09-20
Damascene Non-volatile Memory Cells And Methods For Forming The Same
App 20150270275 - CHIU; Hung-Yu ;   et al.
2015-09-24
Integrated circuit and fabricating method thereof
Grant 9,082,617 - Su , et al. July 14, 2
2015-07-14
Damascene non-volatile memory cells and methods for forming the same
Grant 9,076,727 - Chiu , et al. July 7, 2
2015-07-07
Integrated Circuit And Fabricating Method Thereof
App 20150171069 - SU; Po-Yuan ;   et al.
2015-06-18
Semiconductor Device Structure And Method For Manufacturing The Same
App 20150171087 - WU; Chun-Ching ;   et al.
2015-06-18
Damascene Non-volatile Memory Cells And Methods For Forming The Same
App 20140001531 - CHIU; Hung-Yu ;   et al.
2014-01-02
Dual Damascene Process And Apparatus
App 20130178068 - YEN; Chai Der ;   et al.
2013-07-11
Microelectronic device with a spacer redistribution layer via and method of making the same
Grant 6,590,295 - Liao , et al. July 8, 2
2003-07-08
Butted contact resistance of an SRAM by double VCC implantation
Grant 6,310,397 - Chang , et al. October 30, 2
2001-10-30
Two step thermal treatment procedure applied to polycide structures deposited using dichlorosilane as a reactant
Grant 5,923,988 - Cheng , et al. July 13, 1
1999-07-13

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed