Liao; Chien-Wei

Patent Applications and Registrations

Patent applications and USPTO patent grants for Liao; Chien-Wei.The latest application filed is for "backlight module and fabrication method of light guide plate".

Company Profile

0.6.7

Liao; Chien-Wei - Hsinchu County TW
LIAO; Chien-Wei - Taoyuan City TW
Liao; Chien-Wei - Taoyuan TW

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Backlight module with light guide plate with columnar microstructure groups Grant 11,415,736 - Chiu , et al. August 16, 2	2022-08-16
Backlight Module App 20220187526 - CHIU; Yu-Huan ; et al.	2022-06-16
Backlight Module And Fabrication Method Of Light Guide Plate App 20220187658 - CHIU; Yu-Huan ; et al.	2022-06-16
Temperature Correction Method And Computer Device Implementing The Same App 20220167527 - CHEN; Yen-Chen ; et al.	2022-05-26
Blocking dielectric engineered charge trapping memory cell with high speed erase Grant 8,343,840 - Lai , et al. January 1, 2	2013-01-01
High-.kappa. capped blocking dielectric bandgap engineered SONOS and MONOS Grant 8,330,210 - Lai , et al. December 11, 2	2012-12-11
High-k Capped Blocking Dielectric Bandgap Engineered Sonos And Monos App 20120146126 - Lai; Sheng-Chih ; et al.	2012-06-14
High-.kappa. capped blocking dielectric bandgap engineered SONOS and MONOS Grant 8,119,481 - Lai , et al. February 21, 2	2012-02-21
High-.kappa. capped blocking dielectric bandgap engineered SONOS and MONOS Grant 7,816,727 - Lai , et al. October 19, 2	2010-10-19
Blocking Dielectric Engineered Charge Trapping Memory Cell With High Speed Erase App 20100193859 - LAI; Sheng Chih ; et al.	2010-08-05
Blocking dielectric engineered charge trapping memory cell with high speed erase Grant 7,737,488 - Lai , et al. June 15, 2	2010-06-15
HIGH-k CAPPED BLOCKING DIELECTRIC BANDGAP ENGINEERED SONOS AND MONOS App 20090059676 - Lai; Sheng Chih ; et al.	2009-03-05
Blocking Dielectric Engineered Charge Trapping Memory Cell With High Speed Erase App 20090039416 - Lai; Sheng Chih ; et al.	2009-02-12

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.