LIANG; Chunlin

Patent Applications and Registrations

Patent applications and USPTO patent grants for LIANG; Chunlin.The latest application filed is for "solid waste treatment system".

Company Profile

0.28.15

LIANG; Chunlin - Beijing CN
Liang; Chunlin - San Jose CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Solid Waste Treatment System App 20220033321 - ZHANG; Shufang ; et al.	2022-02-03
Thermal conducting trench in a semiconductor structure Grant 7,223,992 - Liang , et al. May 29, 2	2007-05-29
Complementary metal gate electrode technology Grant 7,187,044 - Liang , et al. March 6, 2	2007-03-06
Thermal conducting trench in a semiconductor structure and method for forming the same Grant 7,067,406 - Liang , et al. June 27, 2	2006-06-27
Thermal conducting trench in a semiconductor structure App 20060121710 - Liang; Chunlin ; et al.	2006-06-08
Isolated junction structure and method of manufacture Grant 7,045,468 - Liang May 16, 2	2006-05-16
MOSFET gate electrodes having performance tuned work functions and methods of making same Grant 7,022,559 - Barnak , et al. April 4, 2	2006-04-04
High dielectric constant metal oxide gate dielectrics Grant 6,998,357 - Bai , et al. February 14, 2	2006-02-14
High dielectric constant metal oxide gate dielectrics App 20050087820 - Bai, Gang ; et al.	2005-04-28
Integrated circuit with MOSFETS having bi-layer metal gate electrodes Grant 6,879,009 - Zheng , et al. April 12, 2	2005-04-12
Method of making MOSFET gate electrodes with tuned work function Grant 6,794,232 - Zheng , et al. September 21, 2	2004-09-21
Method for tuning a work function for MOSFET gate electrodes Grant 6,790,731 - Zheng , et al. September 14, 2	2004-09-14
Flip-chip on flex for high performance packaging applications Grant 6,743,664 - Liang , et al. June 1, 2	2004-06-01
Integrated circuit with MOSFETS having bi-layer metal gate electordes and method of making same App 20040065903 - Zheng, Jun-Fei ; et al.	2004-04-08
Isolated junction structure and method of manufacture App 20040038533 - Liang, Chunlin	2004-02-26
Method of making integrated circuit with MOSFETs having bi-layer metal gate electrodes Grant 6,696,333 - Zheng , et al. February 24, 2	2004-02-24
High dielectric constant metal oxide gate dielectrics Grant 6,689,702 - Bai , et al. February 10, 2	2004-02-10
Thermal conducting trench in a semiconductor structure and method for forming the same App 20040022102 - Liang, Chunlin ; et al.	2004-02-05
Method for forming a thermal conducting trench in a semiconductor structure App 20040018706 - Liang, Chunlin ; et al.	2004-01-29
Isolated junction structure for a MOSFET Grant 6,642,557 - Liang November 4, 2	2003-11-04
Thermal conducting trench in a seminconductor structure and method for forming the same Grant 6,624,045 - Liang , et al. September 23, 2	2003-09-23
Work function tuning for mosfet gate electrodes App 20030151074 - Zheng, Jun-Fei ; et al.	2003-08-14
Asymmetric MOSFET using spacer gate technique Grant 6,605,845 - Liang August 12, 2	2003-08-12
MOSFET gate electrodes having performance tuned work functions and methods of making same App 20030146479 - Barnak, John P. ; et al.	2003-08-07
Active interposer technology for high performance CMOS packaging application Grant 6,600,364 - Liang , et al. July 29, 2	2003-07-29
High dielectric constant metal oxide gate dielectrics App 20030075740 - Bai, Gang ; et al.	2003-04-24
High dielectric constant metal oxide gate dielectrics Grant 6,528,856 - Bai , et al. March 4, 2	2003-03-04
Complementary metal gates and a process for implementation Grant 6,492,217 - Bai , et al. December 10, 2	2002-12-10
Process for making active interposer for high performance packaging applications Grant 6,461,895 - Liang , et al. October 8, 2	2002-10-08
Work function tuning for MOSFET gate electrodes App 20020106858 - Zheng, Jun-Fei ; et al.	2002-08-08
Complementary metal gate electrode technology App 20020096724 - Liang, Chunlin ; et al.	2002-07-25
Flip-chip on flex for high performance packaging applications App 20020081774 - Liang, Chunlin ; et al.	2002-06-27
Work function tuning for MOSFET gate electrodes Grant 6,373,111 - Zheng , et al. April 16, 2	2002-04-16
Flip-chip on flex for high performance packaging applications Grant 6,365,962 - Liang , et al. April 2, 2	2002-04-02
Mosfet Gate Electrodes Having Performance Tuned Work Functions And Methods Of Making Same App 20020008257 - BARNAK, JOHN P. ; et al.	2002-01-24
Thermal conducting trench in a semiconductor structure and method for forming the same App 20010035578 - Liang, Chunlin ; et al.	2001-11-01
Method for making a complementary metal gate electrode technology Grant 6,265,258 - Liang , et al. July 24, 2	2001-07-24
Self-aligned process for making asymmetric MOSFET using spacer gate technique Grant 6,180,502 - Liang January 30, 2	2001-01-30
Complementary metal gates and a process for implementation Grant 6,166,417 - Bai , et al. December 26, 2	2000-12-26
Method for making a complementary metal gate electrode technology Grant 6,130,123 - Liang , et al. October 10, 2	2000-10-10
Method of fabricating next-to-minimum-size transistor gate using mask-edge gate definition technique Grant 6,022,815 - Doyle , et al. February 8, 2	2000-02-08
Pedestal isolated junction structure and method of manufacture Grant 5,972,758 - Liang October 26, 1	1999-10-26
Process for forming an integrated structure comprising a self-aligned via/contact and interconnect Grant 5,888,897 - Liang March 30, 1	1999-03-30

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.