loadpatents
name:-0.023433923721313
name:-0.023245096206665
name:-0.0010330677032471
Li; Hung-Sung Patent Filings

Li; Hung-Sung

Patent Applications and Registrations

Patent applications and USPTO patent grants for Li; Hung-Sung.The latest application filed is for "semiconductor device assembly and method thereof".

Company Profile
0.23.18
  • Li; Hung-Sung - Hsinchu County TW
  • Li; Hung-Sung - Sunnyvale CA
  • Li; Hung-Sung - Hsinchu TW
  • Li; Hung-Sung - Hsinchu City TW
  • Li; Hung-Sung - San Jose CA
  • Li; Hung-Sung - Santa Clara CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Digital television chip, system and method thereof
Grant 9,402,062 - Hsueh , et al. July 26, 2
2016-07-26
Semiconductor device assembly and method thereof
Grant 8,361,757 - Huang , et al. January 29, 2
2013-01-29
System for ESD protection with extra headroom in relatively low supply voltage integrated circuits
Grant 8,110,876 - Li , et al. February 7, 2
2012-02-07
Semiconductor Device Assembly And Method Thereof
App 20120009734 - Huang; Yin-Chao ;   et al.
2012-01-12
Semiconductor device assembly and method thereof
Grant 8,049,321 - Huang , et al. November 1, 2
2011-11-01
Method and system for charge sensing with variable gain, offset compensation, and demodulation
Grant 7,995,679 - Ranganathan , et al. August 9, 2
2011-08-09
Track and hold amplifiers and analog to digital converters
Grant 7,948,411 - Lee , et al. May 24, 2
2011-05-24
Bond pad array for complex IC
Grant 7,830,005 - Hsiao , et al. November 9, 2
2010-11-09
Track And Hold Amplifiers And Analog To Digital Converters
App 20100225515 - Lee; Zwei-Mei ;   et al.
2010-09-09
Track and hold amplifiers and analog to digital converters
Grant 7,741,984 - Lee , et al. June 22, 2
2010-06-22
System for ESD Protection with Extra Headroom in Relatively Low Supply Voltage Integrated Circuits
App 20100128403 - Li; Hung-Sung ;   et al.
2010-05-27
Bond Pad Array For Complex Ic
App 20100117207 - Hsiao; Chuan-Cheng ;   et al.
2010-05-13
Track And Hold Amplifiers And Analog To Digital Converters
App 20100073209 - LEE; Zwei-Mei ;   et al.
2010-03-25
Semiconductor Device Assembly And Method Thereof
App 20090294944 - Huang; Yin-Chao ;   et al.
2009-12-03
Pipeline Analog-to-digital Converter Having Operational Amplifier Shared By Sample And Hold Circuit And Leading Multiplying Digital-to-analog Converter
App 20090289821 - Li; Hung-Sung ;   et al.
2009-11-26
System for ESD protection with extra headroom in relatively low supply voltage integrated circuits
Grant 7,622,775 - Li , et al. November 24, 2
2009-11-24
Telescopic operational amplifier and reference buffer utilizing the same
Grant 7,605,654 - Yen , et al. October 20, 2
2009-10-20
Telescopic Operational Amplifier And Reference Buffer Utilizing The Same
App 20090231037 - Yen; Yung-Chih ;   et al.
2009-09-17
Digital Television Chip, System And Method Thereof
App 20090021643 - Hsueh; Kang-Wei ;   et al.
2009-01-22
Method and system for single ended to differential ended demodulation
Grant 7,477,100 - Ranganathan , et al. January 13, 2
2009-01-13
Video Signal Receiving Circuit
App 20080303950 - Hou; Chun-Chih ;   et al.
2008-12-11
Method and system for DC offset cancellation from a modulated signal
Grant 7,348,838 - Ranganathan , et al. March 25, 2
2008-03-25
Receiver multi-protocol interface and applications thereof
Grant 7,302,505 - Ingino, Jr. , et al. November 27, 2
2007-11-27
Fully differential input buffer with wide signal swing range
Grant 7,215,153 - Li May 8, 2
2007-05-08
System for ESD protection with extra headroom in relatively low supply voltage integrated circuits
App 20060289937 - Li; Hung-Sung ;   et al.
2006-12-28
System for ESD protection with extra headroom in relatively low supply voltage integrated circuits
Grant 7,112,853 - Li , et al. September 26, 2
2006-09-26
Fully differential input buffer with wide signal swing range
Grant 6,977,526 - Li December 20, 2
2005-12-20
Method and system for DC offset cancellation from a modulated signal
App 20050260965 - Ranganathan, Sumant ;   et al.
2005-11-24
Method and system for single ended to differential ended demodulation
App 20050243893 - Ranganathan, Sumant ;   et al.
2005-11-03
Method and system for charge sensing with variable gain, offset compensation, and demodulation
App 20050238123 - Ranganathan, Sumant ;   et al.
2005-10-27
Fully differential input buffer with wide signal swing range
App 20050162190 - Li, Hung-Sung
2005-07-28
System for ESD protection with extra headroom in relatively low supply voltage integrated circuits
App 20050133873 - Li, Hung-Sung ;   et al.
2005-06-23
System and method for multiple-phase clock generation
Grant 6,809,567 - Kim , et al. October 26, 2
2004-10-26
Multi-phase voltage controlled oscillator (VCO) with common mode control
Grant 6,717,478 - Kim , et al. April 6, 2
2004-04-06
Clock and data recovery method and apparatus
Grant 6,693,985 - Li , et al. February 17, 2
2004-02-17
Receiver multi-protocol interface and applications thereof
App 20030120808 - Ingino, Joseph ;   et al.
2003-06-26
Clock and data recovery method and apparatus
App 20020131539 - Li, Hung Sung ;   et al.
2002-09-19
Precise, low-jitter fractional divider using counter of rotating clock phases
Grant 5,970,110 - Li October 19, 1
1999-10-19
Dual-loop spread-spectrum clock generator with master PLL and slave voltage-modulation-locked loop
Grant 5,943,382 - Li , et al. August 24, 1
1999-08-24

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed