LEVIN; Sharon

Patent Applications and Registrations

Patent applications and USPTO patent grants for LEVIN; Sharon.The latest application filed is for "semiconductor device and method for producing same".

Company Profile

2.18.16

LEVIN; Sharon - Migdal Haemek IL
Levin; Sharon - Haifa IL

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Semiconductor Device And Method For Producing Same App 20210320204 - SHINDO; Masao ; et al.	2021-10-14
Method of forming high-voltage silicon-on-insulator device with diode connection to handle layer Grant 10,522,388 - Arad , et al. Dec	2019-12-31
Apparatus of a metal-oxide-semiconductor (MOS) transistor including a multi-split gate Grant 10,217,826 - Kantarovsky , et al. Feb	2019-02-26
Apparatus Of A Metal-oxide-semiconductor (mos) Transistor Including A Multi-split Gate App 20180145139 - Kantarovsky; Johnatan A. ; et al.	2018-05-24
Semiconductor die with a metal via Grant 9,837,411 - Levin , et al. December 5, 2	2017-12-05
LDMOS device having a low angle sloped oxide Grant 9,812,566 - Levy , et al. November 7, 2	2017-11-07
Double-resurf LDMOS with drift and PSURF implants self-aligned to a stacked gate "bump" structure Grant 9,806,174 - Levy , et al. October 31, 2	2017-10-31
Deep silicon via as a drain sinker in integrated vertical DMOS transistor Grant 9,728,632 - Levin , et al. August 8, 2	2017-08-08
Die including a high voltage capacitor Grant 9,640,607 - Levin May 2, 2	2017-05-02
Semiconductor Die With A Metal Via App 20170018503 - Levin; Sharon ; et al.	2017-01-19
Double-resurf Ldmos With Drift And Psurf Implants Self-aligned To A Stacked Gate "bump" Structure App 20160372578 - Levy; Sagy ; et al.	2016-12-22
Double-resurf LDMOS with drift and PSURF implants self-aligned to a stacked gate "bump" structure Grant 9,484,454 - Levy , et al. November 1, 2	2016-11-01
Die including a Schottky diode Grant 9,461,039 - Levin , et al. October 4, 2	2016-10-04
Die Including A High Voltage Capacitor App 20160260796 - Levin; Sharon	2016-09-08
Die Including A Schottky Diode App 20160240529 - Levin; Sharon ; et al.	2016-08-18
LDMOS transistor having elevated field oxide bumps and method of making same Grant 9,330,979 - Levin , et al. May 3, 2	2016-05-03
Double-Resurf LDMOS With Drift And PSURF Implants Self-Aligned To A Stacked Gate "BUMP" Structure App 20150279969 - Levy; Sagy ; et al.	2015-10-01
Double RESURF LDMOS with separately patterned P+ and N+ buried layers formed by shared mask Grant 9,105,712 - Levy , et al. August 11, 2	2015-08-11
Deep Silicon Via As A Drain Sinker In Integrated Vertical DMOS Transistor App 20150123194 - Levin; Sharon ; et al.	2015-05-07
Deep silicon via as a drain sinker in integrated vertical DMOS transistor Grant 8,921,173 - Levin , et al. December 30, 2	2014-12-30
Double-Resurf LDMOS With Drift And PSURF Implants Self-Aligned To A Stacked Gate "BUMP" Structure App 20140070315 - Levy; Sagy ; et al.	2014-03-13
Deep Silicon Via As A Drain Sinker In Integrated Vertical DMOS Transistor App 20130320443 - Levin; Sharon ; et al.	2013-12-05
LDMOS Transistor Having Elevated Field Oxide Bumps And Method Of Making Same App 20100102388 - Levin; Sharon ; et al.	2010-04-29
Self-aligned LDMOS fabrication method integrated deep-sub-micron VLSI process, using a self-aligned lithography etches and implant process Grant 7,575,977 - Levin , et al. August 18, 2	2009-08-18
Gate defined Schottky diode Grant 7,544,557 - Levin , et al. June 9, 2	2009-06-09
Cobalt silicide schottky diode on isolated well Grant 7,485,941 - Levin , et al. February 3, 2	2009-02-03
Self-Aligned LDMOS Fabrication Method Integrated Deep-Sub-Micron VLSI Process, Using A Self-Aligned Lithography Etches And Implant Process App 20080242033 - Levin; Sharon ; et al.	2008-10-02
Low parasitic capacitance Schottky diode Grant 7,368,760 - Levin , et al. May 6, 2	2008-05-06
Low parasitic capacitance schottky diode App 20060125039 - Levin; Sharon ; et al.	2006-06-15
Cobalt silicide schottky diode on isolated well App 20060125040 - Levin; Sharon ; et al.	2006-06-15
Gate defined schottky diode App 20060125019 - Levin; Sharon ; et al.	2006-06-15

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.