Levi; Delon

Patent Applications and Registrations

Patent applications and USPTO patent grants for Levi; Delon.The latest application filed is for "systems and methods for circuit design, synthesis, simulation, and modeling".

Company Profile

0.13.3

Levi; Delon - San Diego CA
Levi; Delon - Santa Clara CA
Levi; Delon - Sunnyvale CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Systems And Methods For Circuit Design, Synthesis, Simulation, And Modeling App 20130144589 - Levi; Delon	2013-06-06
High bandwidth reconfigurable on-chip network for reconfigurable systems Grant 7,482,836 - Levi , et al. January 27, 2	2009-01-27
High bandwidth reconfigurable on-chip network for reconfigurable systems App 20070200594 - Levi; Delon ; et al.	2007-08-30
High bandwidth reconfigurable on-chip network for reconfigurable systems Grant 7,224,184 - Levi , et al. May 29, 2	2007-05-29
Reconfigurable multi-stage crossbar Grant 7,149,996 - Lysaght , et al. December 12, 2	2006-12-12
Controller arrangement for partial reconfiguration of a programmable logic device Grant 6,810,514 - Alfke , et al. October 26, 2	2004-10-26
Method and apparatus for relocating elements in an evolvable configuration bitstream Grant 6,539,532 - Levi , et al. March 25, 2	2003-03-25
Run-time routing for programmable logic devices Grant 6,487,709 - Keller , et al. November 26, 2	2002-11-26
Method and apparatus for evolving configuration bitstreams Grant 6,430,736 - Levi , et al. August 6, 2	2002-08-06
Method and apparatus for evolving a plurality of versions of a configuration bitstream in parallel Grant 6,378,122 - Levi , et al. April 23, 2	2002-04-23
Method and apparatus for remotely evolving configuration bitstreams Grant 6,363,517 - Levi , et al. March 26, 2	2002-03-26
Method and apparatus for testing evolvable configuration bitstreams Grant 6,363,519 - Levi , et al. March 26, 2	2002-03-26
Content-addressable memory implemented using programmable logic Grant 6,351,143 - Guccione , et al. February 26, 2	2002-02-26
Content-addressable memory implemented using programmable logic Grant 6,278,289 - Guccione , et al. August 21, 2	2001-08-21
Configuration of programmable logic devices with routing core generators Grant 6,216,259 - Guccione , et al. April 10, 2	2001-04-10

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.