| Patent | Date |
|---|
Dynamic sequential instruction prefetching
Grant 10,379,857 - Eickemeyer , et al. A | 2019-08-13 |
Dynamic Sequential Instruction Prefetching
App 20180365012 - EICKEMEYER; RICHARD J. ; et al. | 2018-12-20 |
Techniques for dynamic sequential instruction prefetching
Grant 10,078,514 - Eickemeyer , et al. September 18, 2 | 2018-09-18 |
Techniques For Dynamic Sequential Instruction Prefetching
App 20170329608 - EICKEMEYER; RICHARD J. ; et al. | 2017-11-16 |
Controlling power of a cache based on predicting the instruction cache way for high power applications
Grant 8,635,408 - Levenstein , et al. January 21, 2 | 2014-01-21 |
Method for detecting address match in a deeply pipelined processor design
Grant 8,549,235 - Dooley , et al. October 1, 2 | 2013-10-01 |
Method for Detecting Address Match in a Deeply Pipelined Processor Design
App 20120297162 - Dooley; Miles Robert ; et al. | 2012-11-22 |
Predicting the Instruction Cache Way for High Power Applications
App 20120173821 - Levenstein; Sheldon B. ; et al. | 2012-07-05 |
Branch target address cache with hashed indices
Grant 7,962,722 - Levenstein , et al. June 14, 2 | 2011-06-14 |
System and method for tracking changes in L1 data cache directory
Grant 7,831,775 - Levenstein , et al. November 9, 2 | 2010-11-09 |
System for generating effective address
Grant 7,809,924 - Flood , et al. October 5, 2 | 2010-10-05 |
Method and apparatus for efficiently accessing both aligned and unaligned data from a memory
Grant 7,788,450 - Fluhr , et al. August 31, 2 | 2010-08-31 |
Method to optimize effective page number to real page number translation path from page table entries match resumption of execution stream
Grant 7,660,965 - Hinojosa , et al. February 9, 2 | 2010-02-09 |
Method, apparatus and program product for enhancing performance of an in-order processor with long stalls
Grant 7,603,543 - Dooley , et al. October 13, 2 | 2009-10-13 |
Data Processing System, Processor And Method Of Data Processing Having Branch Target Address Cache With Hashed Indices
App 20090198985 - LEVENSTEIN; SHELDON B. ; et al. | 2009-08-06 |
Mechanism in a multi-threaded microprocessor to maintain best case demand instruction redispatch
Grant 7,571,283 - Frommer , et al. August 4, 2 | 2009-08-04 |
System and Method for Tracking Changes in L1 Data Cache Directory
App 20080263283 - Levenstein; Sheldon B. ; et al. | 2008-10-23 |
Mechanism in a Multi-Threaded Microprocessor to Maintain Best Case Demand Instruction Redispatch
App 20080209177 - Frommer; Scott Bruce ; et al. | 2008-08-28 |
System and method for tracking changes in L1 data cache directory
Grant 7,401,186 - Levenstein , et al. July 15, 2 | 2008-07-15 |
System For Generating Effective Address
App 20080162887 - FLOOD; RACHEL MARIE ; et al. | 2008-07-03 |
Mechanism in a multi-threaded microprocessor to maintain best case demand instruction redispatch
Grant 7,380,062 - Frommer , et al. May 27, 2 | 2008-05-27 |
Method To Optimize Effective Page Number To Real Page Number Translation Path From Page Table Entries Match Resumption Of Execution Stream
App 20080104599 - Hinojosa; Joaquin ; et al. | 2008-05-01 |
System and method for generating effective address
Grant 7,360,058 - Flood , et al. April 15, 2 | 2008-04-15 |
Method to optimize effective page number to real page number translation path from page table entries match resumption of execution stream
Grant 7,350,051 - Hinojosa , et al. March 25, 2 | 2008-03-25 |
Method And Apparatus For Efficiently Accessing Both Aligned And Unaligned Data From A Memory
App 20080010433 - Fluhr; Eric Jason ; et al. | 2008-01-10 |
Method, apparatus, and computer program product for sharing data in a cache among threads in an SMT processor
Grant 7,318,127 - Hrusecky , et al. January 8, 2 | 2008-01-08 |
Method and apparatus for efficiently accessing both aligned and unaligned data from a memory
Grant 7,302,525 - Fluhr , et al. November 27, 2 | 2007-11-27 |
Mechanism and apparatus allowing an N-way set associative cache, implementing a hybrid pseudo-LRU replacement algorithm, to have N L1 miss fetch requests simultaneously inflight regardless of their congruence class
Grant 7,284,094 - Hrusecky , et al. October 16, 2 | 2007-10-16 |
Processor, data processing system and method for synchronizing access to data in shared memory
Grant 7,228,385 - Guthrie , et al. June 5, 2 | 2007-06-05 |
Processor, data processing system and method for synchronizing access to data in shared memory
Grant 7,200,717 - Guthrie , et al. April 3, 2 | 2007-04-03 |
Processor, data processing system and method for synchronzing access to data in shared memory
Grant 7,197,604 - Guthrie , et al. March 27, 2 | 2007-03-27 |
Mechanism in a multi-threaded microprocessor to maintain best case demand instruction redispatch
App 20060184739 - Frommer; Scott Bruce ; et al. | 2006-08-17 |
Method, apparatus, and computer program product for sharing data in a cache among threads in an SMT processor
App 20060184741 - Hrusecky; David Allen ; et al. | 2006-08-17 |
Lookahead mode sequencer
App 20060184772 - Dooley; Miles Robert ; et al. | 2006-08-17 |
Method and apparatus for efficiently accessing both aligned and unaligned data from a memory
App 20060184734 - Fluhr; Eric Jason ; et al. | 2006-08-17 |
Mini-refresh processor recovery as bug workaround method using existing recovery hardware
App 20060184771 - Floyd; Michael Stephen ; et al. | 2006-08-17 |
Apparatus and method for detecting multiple hits in CAM arrays
Grant 7,092,270 - Lee , et al. August 15, 2 | 2006-08-15 |
Mechanism and apparatus allowing an N-way set associative cache, implementing a hybrid pseudo-LRU replacement algorithm, to have N L1 miss fetch requests simultaneously inflight regardless of their congruence class
App 20060179227 - Hrusecky; David Allen ; et al. | 2006-08-10 |
System and method for generating effective address
App 20060179266 - Flood; Rachel Marie ; et al. | 2006-08-10 |
System and method for tracking changes in L1 data cache directory
App 20060179221 - Levenstein; Sheldon B. ; et al. | 2006-08-10 |
Method to optimize effective page number to real page number translation path from page table entries match resumption of execution stream
App 20060179264 - Hinojosa; Joaquin ; et al. | 2006-08-10 |
Method for detecting address match in a deeply pipelined processor design
App 20060179258 - Dooley; Miles Robert ; et al. | 2006-08-10 |
Processor, data processing system and method for synchronzing access to data in shared memory
App 20060085603 - Guthrie; Guy Lynn ; et al. | 2006-04-20 |
Processor, data processing system and method for synchronzing access to data in shared memory
App 20060085605 - Guthrie; Guy Lynn ; et al. | 2006-04-20 |
Processor, data processing system and method for synchronizing access to data in shared memory
App 20060085604 - Guthrie; Guy Lynn ; et al. | 2006-04-20 |
Apparatus and method for detecting multiple hits in CAM arrays
App 20060002163 - Lee; Michael Ju Hyeok ; et al. | 2006-01-05 |
Background completion of instruction and associated fetch request in a multithread processor
Grant 6,088,788 - Borkenhagen , et al. July 11, 2 | 2000-07-11 |
Abridged virtual address cache directory
Grant 5,751,990 - Krolak , et al. May 12, 1 | 1998-05-12 |
Duplicated logic and interconnection system for arbitration among multiple information processors
Grant 5,586,331 - Levenstein December 17, 1 | 1996-12-17 |
Duplicated logic and interconnection system for arbitration among multiple information processors
Grant 5,566,305 - Levenstein October 15, 1 | 1996-10-15 |
Duplicated logic and interconnection system for arbitration among multiple information processors
Grant 5,463,741 - Levenstein October 31, 1 | 1995-10-31 |
Hardware primary directory lock
Grant 5,339,397 - Eikill , et al. August 16, 1 | 1994-08-16 |
Fast store-through cache memory
Grant 5,206,941 - Eikill , et al. April 27, 1 | 1993-04-27 |
High performance shared main storage interface
Grant 5,131,085 - Eikill , et al. July 14, 1 | 1992-07-14 |
| 