loadpatents
name:-0.0068409442901611
name:-0.010399103164673
name:-0.00043010711669922
Leupers; Rainer Patent Filings

Leupers; Rainer

Patent Applications and Registrations

Patent applications and USPTO patent grants for Leupers; Rainer.The latest application filed is for "guarded memory access in a multi-thread safe system level modeling simulation".

Company Profile
0.12.6
  • Leupers; Rainer - Dorsten DE
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Guarded memory access in a multi-thread safe system level modeling simulation
Grant 10,248,581 - Janssen , et al.
2019-04-02
Guarded Memory Access in a Multi-Thread Safe System Level Modeling Simulation
App 20180032448 - Janssen; Jan M.J. ;   et al.
2018-02-01
Guarded memory access in a multi-thread safe system level modeling simulation
Grant 9,817,771 - Janssen , et al. November 14, 2
2017-11-14
Compiler retargeting based on instruction semantic models
Grant 9,280,326 - Braun , et al. March 8, 2
2016-03-08
Direct memory interface access in a multi-thread safe system level modeling simulation
Grant 9,201,708 - Janssen , et al. December 1, 2
2015-12-01
Deferred execution in a multi-thread safe system level modeling simulation
Grant 9,075,666 - Janssen , et al. July 7, 2
2015-07-07
Deferred Execution in a Multi-thread Safe System Level Modeling Simulation
App 20150058859 - Janssen; Jan M.J. ;   et al.
2015-02-26
Guarded Memory Access in a Multi-Thread Safe System Level Modeling Simulation
App 20150058586 - Janssen; Jan M.J. ;   et al.
2015-02-26
Direct Memory Interface Access in a Multi-Thread Safe System Level Modeling Simulation
App 20150058854 - Janssen; Jan M.J. ;   et al.
2015-02-26
Scheduling of instructions
Grant 8,689,202 - Braun , et al. April 1, 2
2014-04-01
Instruction-set architecture simulation techniques using just in time compilation
Grant 8,554,535 - Nohl , et al. October 8, 2
2013-10-08
Instruction-set Architecture Simulation Techniques Using Just In Time Compilation
App 20120158397 - Nohl; Achim ;   et al.
2012-06-21
Method and system for instruction-set architecture simulation using just in time compilation
Grant 8,086,438 - Nohl , et al. December 27, 2
2011-12-27
Method and device for simulator generation based on semantic to behavioral translation
Grant 7,313,773 - Braun , et al. December 25, 2
2007-12-25
Method and system for instruction-set architecture simulation using just in time compilation
App 20030217248 - Nohl, Achim ;   et al.
2003-11-20

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed