Leung; Chung Wai

Patent Applications and Registrations

Patent applications and USPTO patent grants for Leung; Chung Wai.The latest application filed is for "fabrication of nitrogen containing regions on silicon containing regions in integrated circuits, and integrated circuits obtained thereby".

Company Profile

0.12.13

Leung; Chung Wai - Milpitas CA
Leung; Chung Wai - Guangdong Province CN
Leung; Chung Wai - Orlando FL

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method of forming ONO-type sidewall with reduced bird's beak Grant 7,910,429 - Dong , et al. March 22, 2	2011-03-22
Water-based moldable modeling dough and method preparing therefor Grant 7,897,659 - Leung March 1, 2	2011-03-01
Nonvolatile memory cell with multiple floating gates and a connection region in the channel Grant 7,511,333 - He , et al. March 31, 2	2009-03-31
Fabrication Of Nitrogen Containing Regions On Silicon Containing Regions In Integrated Circuits, And Integrated Circuits Obtained Thereby App 20070138579 - Dong; Zhong ; et al.	2007-06-21
Nonvolatile memory cell with multiple floating gates and a connection region in the channel App 20070120171 - He; Yue-Song ; et al.	2007-05-31
Fabrication of nitrogen containing regions on silicon containing regions in integrated circuits, and integrated circuits obtained thereby App 20070090493 - Dong; Zhong ; et al.	2007-04-26
Nonvolatile memory structures and fabrication methods Grant 6,962,848 - Leung , et al. November 8, 2	2005-11-08
Method of forming ONO-type sidewall with reduced bird's beak App 20050227437 - Dong, Zhong ; et al.	2005-10-13
Nonvolatile memory structures and fabrication methods Grant 6,821,847 - Leung , et al. November 23, 2	2004-11-23
Method of making a bipolar transistor with an oxygen implanted emitter window Grant 6,815,302 - Chen , et al. November 9, 2	2004-11-09
Nonvolatile memory structures and fabrication methods Grant 6,815,760 - Leung , et al. November 9, 2	2004-11-09
Nonvolatile memory structures and fabrication methods App 20040087088 - Leung, Chung Wai ; et al.	2004-05-06
Dummy structures that protect circuit elements during polishing Grant 6,700,143 - Tuan , et al. March 2, 2	2004-03-02
Bipolar transistor with a low K material in emitter base spacer regions Grant 6,657,281 - Chyan , et al. December 2, 2	2003-12-02
Method for making a bipolar transistor with an oxygen implanted emitter window App 20030119270 - Chen, Alan Sangone ; et al.	2003-06-26
Nonvolatile memories with floating gate spacers, and methods of fabrication Grant 6,570,215 - Tuan , et al. May 27, 2	2003-05-27
Nonvolatile memories with floating gate spacers, and methods of fabrication Grant 6,562,681 - Tuan , et al. May 13, 2	2003-05-13
Nonvolatile memory structures and fabrication methods App 20030067031 - Leung, Chung Wai ; et al.	2003-04-10
Nonvolatile memory structures and fabrication methods App 20030068859 - Leung, Chung Wai ; et al.	2003-04-10
Nonvolatile memories with floating gate spacers, and methods of fabrication App 20020190307 - Tuan, Hsing T. ; et al.	2002-12-19
Nonvolatile Memories With Floating Gate Spacers, And Methods Of Fabrication App 20020190305 - Tuan, Hsing T. ; et al.	2002-12-19
Dummy structures that protect circuit elements during polishing App 20020151141 - Tuan, Hsing Ti ; et al.	2002-10-17
Integrated circuit fabrication App 20020063308 - Chyan, Yih-Feng ; et al.	2002-05-30
Dummy structures that protect circuit elements during polishing App 20020022314 - Tuan, Hsing Ti ; et al.	2002-02-21
Method for making a capacitor Grant 5,851,870 - Alugbin , et al. December 22, 1	1998-12-22

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.