loadpatents
name:-0.0075950622558594
name:-0.0060429573059082
name:-0.00067901611328125
Leu; Derek H. Patent Filings

Leu; Derek H.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Leu; Derek H..The latest application filed is for "encryption engine with twin cell memory array".

Company Profile
0.8.7
  • Leu; Derek H. - Hopewell Junction NY
  • Leu; Derek H. - Stormville NY
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Wordline decoder circuits for embedded charge trap multi-time-programmable-read-only-memory
Grant 9,503,091 - Kirihata , et al. November 22, 2
2016-11-22
Encryption engine with twin cell memory array
Grant 9,497,027 - Chen , et al. November 15, 2
2016-11-15
Physically unclonable fuse using a NOR type memory array
Grant 9,436,845 - Iyer , et al. September 6, 2
2016-09-06
Rebalancing in twin cell memory schemes to enable multiple writes
Grant 9,418,745 - Chen , et al. August 16, 2
2016-08-16
Bitline circuits for embedded charge trap multi-time-programmable-read-only-memory
Grant 9,355,739 - Castalino , et al. May 31, 2
2016-05-31
Encryption Engine With Twin Cell Memory Array
App 20150349967 - Chen; Xiang ;   et al.
2015-12-03
Physically Unclonable Fuse Using A Nor Type Memory Array
App 20150278551 - Iyer; Subramanian S. ;   et al.
2015-10-01
Wordline Decoder Circuits For Embedded Charge Trap Multi-time-programmable-read-only-memory
App 20150138867 - Kirihata; Toshiaki ;   et al.
2015-05-21
Bitline Circuits For Embedded Charge Trap Multi-time-programmable-read-only-memory
App 20150138868 - Castalino; Pamela ;   et al.
2015-05-21
Embedded Charge Trap Multi-time-programmable-read-only-memory For High Performance Logic Technology
App 20150138891 - Iyer; Subramanian S. ;   et al.
2015-05-21
Embedded charge trap multi-time-programmable-read-only-memory for high performance logic technology
Grant 9,025,386 - Iyer , et al. May 5, 2
2015-05-05
Stacked chip module with integrated circuit chips having integratable built-in self-maintenance blocks
Grant 8,872,322 - Gorman , et al. October 28, 2
2014-10-28
Stacked Chip Module With Integrated Circuit Chips Having Integratable Built-in Self-maintenance Blocks
App 20140110711 - Gorman; Kevin W. ;   et al.
2014-04-24
High voltage word line driver
Grant 8,120,968 - Reohr , et al. February 21, 2
2012-02-21
High Voltage Word Line Driver
App 20110199837 - Reohr; William Robert ;   et al.
2011-08-18

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed