loadpatents
name:-0.039804935455322
name:-0.036489009857178
name:-0.00045204162597656
Lester; Robert A. Patent Filings

Lester; Robert A.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Lester; Robert A..The latest application filed is for "dual-voltage domain memory buffers, and related systems and methods".

Company Profile
0.38.21
  • Lester; Robert A. - Austin TX
  • Lester; Robert A. - San Diego CA
  • Lester; Robert A. - Tomball TX
  • Lester; Robert A. - Round Rock TX
  • Lester; Robert A. - Houston TX
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Dual-voltage domain memory buffers, and related systems and methods
Grant 9,142,268 - Lin , et al. September 22, 2
2015-09-22
Interleaved architecture tracing and microarchitecture tracing
Grant 8,880,958 - Venkumahanti , et al. November 4, 2
2014-11-04
Dual-voltage Domain Memory Buffers, And Related Systems And Methods
App 20130182515 - Lin; Jentsung ;   et al.
2013-07-18
Interleaved Architecture Tracing and Microarchitecture Tracing
App 20130073910 - Venkumahanti; Suresh K. ;   et al.
2013-03-21
System And Method To Allocate Portions Of A Shared Stack
App 20120017214 - Shannon; Stephen R. ;   et al.
2012-01-19
Handling memory errors in response to adding new memory to a system
Grant 7,447,943 - Vu , et al. November 4, 2
2008-11-04
Error indication in a raid memory system
Grant 7,320,086 - Majni , et al. January 15, 2
2008-01-15
Encoding hardware end loop information onto an instruction
App 20070266229 - Plondke; Erich ;   et al.
2007-11-15
Technique for improving processor performance
Grant 7,120,758 - Jones , et al. October 10, 2
2006-10-10
Error indication in a raid memory system
App 20060085671 - Majni; Tim ;   et al.
2006-04-20
Error indication in a raid memory system
Grant 7,028,213 - Majni , et al. April 11, 2
2006-04-11
Method for supporting multi-level striping of non-homogeneous memory to maximize concurrency
Grant 7,010,652 - Piccirillo , et al. March 7, 2
2006-03-07
Hot replace power control sequence logic
Grant 6,981,095 - MacLaren , et al. December 27, 2
2005-12-27
Method for improving processor performance
Grant 6,961,800 - Lester , et al. November 1, 2
2005-11-01
Hot-upgrade/hot-add memory
Grant 6,854,070 - Johnson , et al. February 8, 2
2005-02-08
Method for supporting multi-level striping of non-homogeneous memory to maximize concurrency
App 20050027951 - Piccirillo, Gary J. ;   et al.
2005-02-03
Real-time hardware memory scrubbing
Grant 6,832,340 - Larson , et al. December 14, 2
2004-12-14
Handling memory errors in response to adding new memory to a system
App 20040243884 - Vu, Paul H. ;   et al.
2004-12-02
Rebuild bus utilization
Grant 6,823,424 - Larson , et al. November 23, 2
2004-11-23
Raid memory
Grant 6,785,835 - MacLaren , et al. August 31, 2
2004-08-31
Method for supporting multi-level stripping of non-homogeneous memory to maximize concurrency
Grant 6,785,785 - Piccirillo , et al. August 31, 2
2004-08-31
Technique for improving processor performance
App 20040158685 - Jones, Phillip M. ;   et al.
2004-08-12
Hot-replace of memory
Grant 6,766,469 - Larson , et al. July 20, 2
2004-07-20
Memory data verify operation
Grant 6,715,116 - Lester , et al. March 30, 2
2004-03-30
Hot replace power control sequence logic
Grant 6,640,282 - MacLaren , et al. October 28, 2
2003-10-28
Error indication in a raid memory system
App 20030088805 - Majni, Tim ;   et al.
2003-05-08
Internal control bus in a multiple processor/multiple bus system
App 20030065860 - Lester, Robert A. ;   et al.
2003-04-03
Method for improving processor performance
App 20030065844 - Lester, Robert A. ;   et al.
2003-04-03
Computer system with adaptive memory arbitration scheme
Grant 6,505,260 - Chin , et al. January 7, 2
2003-01-07
Method for supporting multi-level stripping of non-homogeneous memory to maximize concurrency
App 20020053010 - Piccirillo, Gary J. ;   et al.
2002-05-02
Hot-replace of memory
App 20020042893 - Larson, John E. ;   et al.
2002-04-11
Rebuild bus utilization
App 20020032837 - Larson, John E. ;   et al.
2002-03-14
System and method for concurrently requesting input/output and memory address space while maintaining order of data sent and returned therefrom
Grant 6,356,972 - Chin , et al. March 12, 2
2002-03-12
Hot-upgrade/hot-add memory
App 20020010875 - Johnson, Jerome J. ;   et al.
2002-01-24
Hot replace power control sequence logic
App 20020002651 - MacLaren, John M. ;   et al.
2002-01-03
Real-time hardware memory scrubbing
App 20010047497 - Larson, John E. ;   et al.
2001-11-29
Memory data verify operation
App 20010044917 - Lester, Robert A. ;   et al.
2001-11-22
Raid memory
App 20010039632 - MacLaren, John M. ;   et al.
2001-11-08
Computer system with adaptive memory arbitration scheme
Grant 6,286,083 - Chin , et al. September 4, 2
2001-09-04
Computer system with improved memory access
Grant 6,279,065 - Chin , et al. August 21, 2
2001-08-21
System and method for maintaining ownership of a processor bus while sending a programmed number of snoop cycles to the processor cache
Grant 6,275,885 - Chin , et al. August 14, 2
2001-08-14
Apparatus and method for dynamically elevating a lower level bus master to an upper level bus master within a multi-level arbitration system
Grant 6,272,580 - Stevens , et al. August 7, 2
2001-08-07
Computer system with adaptive memory arbitration scheme
App 20010010066 - Chin, Kenneth T. ;   et al.
2001-07-26
Computer system employing memory controller and bridge interface permitting concurrent operation
Grant 6,247,102 - Chin , et al. June 12, 2
2001-06-12
System and method for concurrently requesting input/output and memory address space while maintaining order of data sent and returned therefrom
Grant 6,202,101 - Chin , et al. March 13, 2
2001-03-13
Method and system for determining the azimuth position and distance of a reflecting subsurface formation
Grant 6,176,344 - Lester January 23, 2
2001-01-23
System and method for aligning an initial cache line of data read from local memory by an input/output device
Grant 6,160,562 - Chin , et al. December 12, 2
2000-12-12
Interfacing direct memory access devices to a non-ISA bus
Grant 6,088,517 - Wanner , et al. July 11, 2
2000-07-11
Interfacing direct memory access devices to a non-ISA bus
Grant 5,774,680 - Wanner , et al. June 30, 1
1998-06-30
Direct memory access controller having programmable timing
Grant 5,603,050 - Wolford , et al. February 11, 1
1997-02-11
First arbiter coupled to a first bus receiving requests from devices coupled to a second bus and controlled by a second arbiter on said second bus
Grant 5,596,729 - Lester , et al. January 21, 1
1997-01-21
Synchronized digital stacking method and application to induction logging tools
Grant 5,452,761 - Beard , et al. September 26, 1
1995-09-26
Borehole logging tool
Grant 5,357,481 - Lester , et al. October 18, 1
1994-10-18
Acoustic isolator for a borehole logging tool
Grant 5,229,553 - Lester , et al. July 20, 1
1993-07-20
Method and apparatus for cement bond tool
Grant 4,893,285 - Masson , et al. * January 9, 1
1990-01-09
System for acoustically determining the quality of the cement bond in a cased borehole
Grant 4,805,156 - Attali , et al. February 14, 1
1989-02-14
Method and apparatus for cement bond logging
Grant 4,757,479 - Masson , et al. July 12, 1
1988-07-12

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed