Leong; Meikei

Patent Applications and Registrations

Patent applications and USPTO patent grants for Leong; Meikei.The latest application filed is for "method of reducing detrimental sti-induced stress in mosfet channels".

Company Profile

0.7.9

Leong; Meikei - Wappinger Falls NY
leong; MeiKei - Wappingers Falls NY
Leong; Meikei - Wappingers NY

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method of reducing detrimental STI-induced stress in MOSFET channels Grant 7,618,857 - Leong , et al. November 17, 2	2009-11-17
Method of forming an integrated circuit structure on a hybrid crystal oriented substrate Grant 7,439,109 - Anderson , et al. October 21, 2	2008-10-21
Method of Reducing Detrimental STI-Induced Stress in MOSFET Channels App 20080171413 - Leong; Meikei ; et al.	2008-07-17
Integration of strained Ge into advanced CMOS technology App 20070218621 - Shang; Huiling ; et al.	2007-09-20
Hybrid planar and FinFET CMOS devices Grant 7,250,658 - Doris , et al. July 31, 2	2007-07-31
Enhancement of electron and hole mobilities in <110> Si under biaxial compressive strain Grant 7,161,169 - Chan , et al. January 9, 2	2007-01-09
Ultrathin-body schottky contact MOSFET App 20070001223 - Boyd; Diane C. ; et al.	2007-01-04
Substrate engineering for optimum CMOS device performance Grant 7,148,559 - Chan , et al. December 12, 2	2006-12-12
High mobility plane CMOS SOI App 20060076623 - Anderson; Brent A. ; et al.	2006-04-13
Strained finfet cmos device structures App 20060057787 - Doris; BruceB ; et al.	2006-03-16
High mobility plane CMOS SOI Grant 6,998,684 - Anderson , et al. February 14, 2	2006-02-14
High Mobility Plane Cmos Soi App 20050224875 - Anderson, Brent A. ; et al.	2005-10-13
Method and process to make multiple-threshold metal gates CMOS technology App 20050106788 - Amos, Ricky ; et al.	2005-05-19
Method and process to make multiple-threshold metal gates CMOS technology Grant 6,846,734 - Amos , et al. January 25, 2	2005-01-25
Substrate Engineering For Optimum Cmos Device Performance App 20050001290 - Chan, Victor W.C. ; et al.	2005-01-06
Method and process to make multiple-threshold metal gates CMOS technology App 20040094804 - Amos, Ricky ; et al.	2004-05-20

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.