loadpatents
name:-0.00037598609924316
name:-0.031331777572632
name:-0.00060105323791504
Lenoski; Daniel E. Patent Filings

Lenoski; Daniel E.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Lenoski; Daniel E..The latest application filed is for "input-output module, processing platform and method for extending a memory interface for input-output operations".

Company Profile
0.26.0
  • Lenoski; Daniel E. - Monte Sereno CA
  • Lenoski; Daniel E. - San Jose CA
  • Lenoski; Daniel E. - Cupertino CA
  • Lenoski; Daniel E. - Mountain View CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Input-output module, processing platform and method for extending a memory interface for input-output operations
Grant 7,886,103 - Nishtala , et al. February 8, 2
2011-02-08
Method and system for managing memory in a multiprocessor system
Grant 7,500,068 - Lenoski , et al. March 3, 2
2009-03-03
Providing shared and non-shared access to memory in a system with plural processor coherence domains
Grant 7,069,306 - Lenoski , et al. June 27, 2
2006-06-27
Distributing fault indications and maintaining and using a data structure indicating faults to route traffic in a packet switching system
Grant 6,990,063 - Lenoski , et al. January 24, 2
2006-01-24
Method and system for maintaining data at input/output (I/O) interfaces for a multiprocessor system
Grant 6,981,101 - Miller , et al. December 27, 2
2005-12-27
Method and apparatus for distributing packets across multiple paths leading to a destination
Grant 6,826,186 - Dittia , et al. November 30, 2
2004-11-30
Resequencing packets at output ports without errors using packet timestamps and timestamp floors
Grant 6,816,492 - Turner , et al. November 9, 2
2004-11-09
Method and apparatus for reducing the required size of sequence numbers used in resequencing packets
Grant 6,747,972 - Lenoski , et al. June 8, 2
2004-06-08
Method and apparatus for accumulating and distributing data items within a packet switching system
Grant 6,735,173 - Lenoski , et al. May 11, 2
2004-05-11
High memory capacity DIMM with data and state memory
Grant 6,049,476 - Laudon , et al. April 11, 2
2000-04-11
System and method for multiprocessor partitioning to support high availability
Grant 5,991,895 - Laudon , et al. November 23, 1
1999-11-23
System and method for input/output flow control in a multiprocessor computer system
Grant 5,974,456 - Naghshineh , et al. October 26, 1
1999-10-26
Distributed global clock system
Grant 5,822,381 - Parry , et al. October 13, 1
1998-10-13
High-memory capacity DIMM with data and state memory
Grant 5,790,447 - Laudon , et al. August 4, 1
1998-08-04
System and method for maintaining coherency of virtual-to-physical memory translations in a multiprocessor computer
Grant 5,787,476 - Laudon , et al. July 28, 1
1998-07-28
System and method for the synchronous transmission of data in a communication network utilizing a source clock signal to latch serial data into first registers and a handshake signal to latch parallel data into second registers
Grant 5,768,529 - Nikel , et al. June 16, 1
1998-06-16
Apparatus and method for page migration in a non-uniform memory access (NUMA) system
Grant 5,727,150 - Laudon , et al. March 10, 1
1998-03-10
Dimm pair with data memory and state memory
Grant 5,686,730 - Laudon , et al. November 11, 1
1997-11-11
Hierarchical fat hypercube architecture for parallel processing systems
Grant 5,669,008 - Galles , et al. September 16, 1
1997-09-16
Synchronous processor unit with interconnected, separately clocked processor sections which are automatically synchronized for data transfer operations
Grant 5,309,561 - Overhouse , et al. May 3, 1
1994-05-03
System to determine if modification of first macroinstruction to execute in fewer clock cycles
Grant 5,185,870 - Lenoski February 9, 1
1993-02-09
Entry point mapping and skipping method and apparatus
Grant 5,032,983 - Fu , et al. July 16, 1
1991-07-16
Method and apparatus for modifying micro-instructions using a macro-instruction pipeline
Grant 5,005,118 - Lenoski April 2, 1
1991-04-02
Cross-coupled checking circuit
Grant 4,843,608 - Fu , et al. June 27, 1
1989-06-27
System for performing group relative addressing
Grant 4,819,165 - Lenoski April 4, 1
1989-04-04
Diagnostic apparatus for a data processing system
Grant 4,780,874 - Lenoski , et al. October 25, 1
1988-10-25

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed