loadpatents
name:-0.020256042480469
name:-0.019243955612183
name:-0.0023448467254639
Leinwander; Mark Patent Filings

Leinwander; Mark

Patent Applications and Registrations

Patent applications and USPTO patent grants for Leinwander; Mark.The latest application filed is for "autonomous memory architecture".

Company Profile
2.23.17
  • Leinwander; Mark - Folsom CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Autonomous Memory Architecture
App 20200401550 - Eilert; Sean ;   et al.
2020-12-24
XOR parity management on a physically addressable solid state drive
Grant 10,776,200 - McVay , et al. Sept
2020-09-15
Autonomous memory architecture
Grant 10,769,097 - Eilert , et al. Sep
2020-09-08
Memory device for a hierarchical memory architecture
Grant 10,725,956 - Eilert , et al.
2020-07-28
Using out-of-band signaling to communicate with daisy chained nonvolatile memories
Grant 10,388,330 - Leinwander A
2019-08-20
Memory Device For A Hierarchical Memory Architecture
App 20180322085 - Eilert; Sean ;   et al.
2018-11-08
Memory device for a hierarchical memory architecture
Grant 10,031,879 - Eilert , et al. July 24, 2
2018-07-24
Autonomous Memory Architecture
App 20180024966 - Eilert; Sean ;   et al.
2018-01-25
Autonomous memory architecture
Grant 9,779,057 - Eilert , et al. October 3, 2
2017-10-03
Using out-of-band signaling to communicate with daisy chained nonvolatile memories
Grant 9,741,398 - Leinwander August 22, 2
2017-08-22
Memory Device For A Hierarchical Memory Architecture
App 20170220516 - Eilert; Sean ;   et al.
2017-08-03
Memory device for a hierarchical memory architecture
Grant 9,626,327 - Eilert , et al. April 18, 2
2017-04-18
Autonomous memory subsystem architecture
Grant 9,612,750 - Eilert , et al. April 4, 2
2017-04-04
Switchable on-die memory error correcting engine
Grant 9,239,759 - Billing , et al. January 19, 2
2016-01-19
Memory Device For A Hierarchical Memory Architecture
App 20150370750 - Eilert; Sean ;   et al.
2015-12-24
Memory device for a hierarchical memory architecture
Grant 9,123,409 - Eilert , et al. September 1, 2
2015-09-01
Block-based storage device with a memory-mapped interface
Grant 9,116,800 - Post , et al. August 25, 2
2015-08-25
Autonomous Memory Subsystem Architecture
App 20150205530 - Eilert; Sean ;   et al.
2015-07-23
Autonomous memory subsystem architecture
Grant 9,015,440 - Eilert , et al. April 21, 2
2015-04-21
Block-based Storage Device With A Memory-mapped Interface
App 20150081998 - Post; Samuel ;   et al.
2015-03-19
Block-based storage device with a memory-mapped interface
Grant 8,898,417 - Post , et al. November 25, 2
2014-11-25
Switchable On-die Memory Error Correcting Engine
App 20140337688 - Billing; Gurkirat ;   et al.
2014-11-13
Switchable on-die memory error correcting engine
Grant 8,793,554 - Billing , et al. July 29, 2
2014-07-29
Switchable On-die Memory Error Correcting Engine
App 20130305123 - Billing; Gurkirat ;   et al.
2013-11-14
Switchable on-die memory error correcting engine
Grant 8,495,467 - Billing , et al. July 23, 2
2013-07-23
Non-volatile memory to store memory remap information
Grant 8,412,987 - Billing , et al. April 2, 2
2013-04-02
Nonvolatile Storage with Disparate Memory Types
App 20110167197 - Leinwander; Mark
2011-07-07
Autonomous Subsystem Architecture
App 20110066796 - Eilert; Sean ;   et al.
2011-03-17
Autonomous Memory Architecture
App 20110067039 - Eilert; Sean ;   et al.
2011-03-17
Non-volatile Memory To Store Memory Remap Information
App 20100332895 - Billing; Gurkirat ;   et al.
2010-12-30
Memory Device For A Hierarchical Memory Architecture
App 20100318718 - Eilert; Sean ;   et al.
2010-12-16
Autonomous Memory Subsystems In Computing Platforms
App 20100161914 - Eilert; Sean S. ;   et al.
2010-06-24
Relocatable overlay window to access supernumerary data resources
App 20070061500 - Gould; Geoffrey ;   et al.
2007-03-15
System, apparatus, and method to enable and disable a mode of operation of a stacked circuit arrangement on an independent circuit basis using register bits and a single shared mode control line
App 20060136755 - Qawami; Shekoufeh ;   et al.
2006-06-22

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed