Leidy; Robert K.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Leidy; Robert K..The latest application filed is for "edge couplers including a grooved membrane".

Company Profile

7.95.80

Leidy; Robert K. - Burlington VT
- Burlington VT US
Leidy; Robert K. - Essex Junction VT US

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Edge Couplers Including A Grooved Membrane App 20220206220 - Barwicz; Tymon ; et al.	2022-06-30
Dual bond pad structure for photonics Grant 10,978,416 - Gambino , et al. April 13, 2	2021-04-13
Dual bond pad structure for photonics Grant 10,833,038 - Gambino , et al. November 10, 2	2020-11-10
Dual Bond Pad Structure For Photonics App 20200014171 - GAMBINO; Jeffrey P. ; et al.	2020-01-09
Dual bond pad structure for photonics Grant 10,476,227 - Gambino , et al. Nov	2019-11-12
Integrated circuit including wire structure, related method and design structure Grant 10,224,276 - Cooney, III , et al.	2019-03-05
Integrated Circuit Including Wire Structure, Related Method And Design Structure App 20180040556 - Cooney, III; Edward C. ; et al.	2018-02-08
Integrated waveguide structure with perforated chip edge seal Grant 9,874,690 - Gambino , et al. January 23, 2	2018-01-23
Integrated circuit including wire structure, related method and design structure Grant 9,831,122 - Cooney, III , et al. November 28, 2	2017-11-28
Barrier structures for underfill blockout regions Grant 9,798,088 - Gambino , et al. October 24, 2	2017-10-24
Structures for preventing dicing damage Grant 9,759,868 - Cucci , et al. September 12, 2	2017-09-12
Multi-chip modules with vertically aligned grating couplers for transmission of light signals between optical waveguides Grant 9,715,064 - Gambino , et al. July 25, 2	2017-07-25
Barrier Structures For Underfill Blockout Regions App 20170131476 - Gambino; Jeffrey P. ; et al.	2017-05-11
Structures For Preventing Dicing Damage App 20170131477 - CUCCI; Brett ; et al.	2017-05-11
Dual Bond Pad Structure For Photonics App 20170125973 - GAMBINO; Jeffrey P. ; et al.	2017-05-04
Dual Bond Pad Structure For Photonics App 20170125974 - GAMBINO; Jeffrey P. ; et al.	2017-05-04
Dual bond pad structure for photonics Grant 9,608,403 - Gambino , et al. March 28, 2	2017-03-28
Silicon waveguide structure with arbitrary geometry on bulk silicon substrate, related systems and program products Grant 9,435,948 - Leidy , et al. September 6, 2	2016-09-06
Dual Bond Pad Structure For Photonics App 20160126695 - GAMBINO; Jeffrey P. ; et al.	2016-05-05
Isolation scheme for bipolar transistors in BiCMOS technology Grant 9,318,584 - Cheng , et al. April 19, 2	2016-04-19
Tunable filter structures and design structures Grant 9,300,272 - Adkisson , et al. March 29, 2	2016-03-29
Bipolar junction transistors with reduced base-collector junction capacitance Grant 9,240,448 - Adkisson , et al. January 19, 2	2016-01-19
Formation of an asymmetric trench in a semiconductor substrate and a bipolar semiconductor device having an asymmetric trench isolation region Grant 9,231,089 - Leidy , et al. January 5, 2	2016-01-05
Silicon Waveguide Structure With Arbitrary Geometry On Bulk Silicon Substrate, Related Systems And Program Products App 20150363535 - Leidy; Robert K. ; et al.	2015-12-17
Bipolar Junction Transistors With Reduced Base-collector Junction Capacitance App 20150311283 - Adkisson; James W. ; et al.	2015-10-29
Tunable Filter Structures And Design Structures App 20150244345 - ADKISSON; James W. ; et al.	2015-08-27
Formation Of An Asymmetric Trench In A Semiconductor Substrate And A Bipolar Semiconductor Device Having An Asymmetric Trench Isolation Region App 20150228769 - Leidy; Robert K. ; et al.	2015-08-13
Thick Bond Pad For Chip With Cavity Package App 20150221698 - Gambino; Jeffrey P. ; et al.	2015-08-06
Bipolar junction transistors with reduced base-collector junction capacitance Grant 9,093,491 - Adkisson , et al. July 28, 2	2015-07-28
Photoconductor-on-active pixel device Grant 9,059,360 - Gambino , et al. June 16, 2	2015-06-16
Thick bond pad for chip with cavity package Grant 9,059,180 - Gambino , et al. June 16, 2	2015-06-16
Formation of an asymmetric trench in a semiconductor substrate and a bipolar semiconductor device having an asymmetric trench isolation region Grant 9,059,233 - Leidy , et al. June 16, 2	2015-06-16
Tunable filter structures and design structures Grant 9,054,671 - Adkisson , et al. June 9, 2	2015-06-09
Formation Of An Asymmetric Trench In A Semiconductor Substrate And A Bipolar Semiconductor Device Having An Asymmetric Trench Isolation Region App 20150137186 - Leidy; Robert K. ; et al.	2015-05-21
Integrated Waveguide Structure With Perforated Chip Edge Seal App 20150097257 - Gambino; Jeffrey P. ; et al.	2015-04-09
Integrated Circuit Including Wire Structure And Related Method App 20150056799 - Cooney, III; Edward C. ; et al.	2015-02-26
Isolation Scheme For Bipolar Transistors In Bicmos Technology App 20150041956 - Cheng; Peng ; et al.	2015-02-12
Isolation scheme for bipolar transistors in BiCMOS technology Grant 08921195 -	2014-12-30
Isolation scheme for bipolar transistors in BiCMOS technology Grant 8,921,195 - Cheng , et al. December 30, 2	2014-12-30
Imager microlens structure having interfacial region for adhesion of protective layer Grant 8,878,326 - Cooney, III , et al. November 4, 2	2014-11-04
Photoconductor-on-active Pixel Device App 20140209986 - Gambino; Jeffrey P. ; et al.	2014-07-31
Method of fabricating photoconductor-on-active pixel device Grant 8,753,917 - Gambino , et al. June 17, 2	2014-06-17
Bipolar Junction Transistors With Reduced Base-collector Junction Capacitance App 20140151852 - Adkisson; James W. ; et al.	2014-06-05
Isolation Scheme For Bipolar Transistors In Bicmos Technology App 20140117493 - Cheng; Peng ; et al.	2014-05-01
Anti-blooming pixel sensor cell with active neutral density filter, methods of manufacture, and design structure Grant 08618588 -	2013-12-31
Anti-blooming pixel sensor cell with active neutral density filter, methods of manufacture, and design structure Grant 8,618,588 - Ackerson , et al. December 31, 2	2013-12-31
Integrated Circuit Including Wire Structure, Related Method And Design Structure App 20130320536 - Cooney, III; Edward C. ; et al.	2013-12-05
Pixel sensor cells and methods of manufacturing Grant 8,592,244 - Gambino , et al. November 26, 2	2013-11-26
Bipolar Junction Transistors With Reduced Base-collector Junction Capacitance App 20130277804 - Cheng; Peng ; et al.	2013-10-24
Bipolar transistor with a collector having a protected outer edge portion for reduced based-collector junction capacitance and a method of forming the transistor Grant 8,546,230 - Adkisson , et al. October 1, 2	2013-10-01
Resized wafer with a negative photoresist ring and design structures thereof Grant 8,536,025 - Hogan , et al. September 17, 2	2013-09-17
Structures And Design Structures For Improved Adhesion Of Protective Layers Of Imager Microlens Structures App 20130187249 - COONEY, III; Edward C. ; et al.	2013-07-25
Methods for improved adhesion of protective layers of imager microlens structures by forming an interfacial region Grant 8,476,099 - Cooney, III , et al. July 2, 2	2013-07-02
Resized Wafer With A Negative Photoresist Ring And Design Structures Thereof App 20130147056 - HOGAN; Dennis P. ; et al.	2013-06-13
Methods for real-time contamination, environmental, or physical monitoring of a photomask Grant 8,456,625 - Anderson , et al. June 4, 2	2013-06-04
Thick bond pad for chip with cavity package Grant 8,450,822 - Gambino , et al. May 28, 2	2013-05-28
Thick Bond Pad For Chip With Cavity Package App 20130127035 - Gambino; Jeffrey P. ; et al.	2013-05-23
Bipolar Transistor With A Collector Having A Protected Outer Edge Portion For Reduced Based-collector Junction Capacitance And A Method Of Forming The Transistor App 20130119434 - ADKISSON; JAMES W. ; et al.	2013-05-16
Tunable Filter Structures And Design Structures App 20130113577 - ADKISSON; James W. ; et al.	2013-05-09
Delamination and crack resistant image sensor structures and methods Grant 8,409,899 - Gambino , et al. April 2, 2	2013-04-02
Methods Of Forming Self-aligned Through Silicon Via App 20130065393 - Gambino; Jeffrey P. ; et al.	2013-03-14
Methods of forming self-aligned through silicon via Grant 8,394,718 - Gambino , et al. March 12, 2	2013-03-12
Pixel Sensor Cells And Methods Of Manufacturing App 20130026587 - GAMBINO; Jeffrey P. ; et al.	2013-01-31
Enhanced efficiency solar cells and method of manufacture Grant 8,217,259 - Gambino , et al. July 10, 2	2012-07-10
Design Structure, Methods, and Apparatus Involving Photoconductor-on-Active Pixel Devices App 20120146115 - Gambino; Jeffrey P. ; et al.	2012-06-14
Anti-blooming Pixel Sensor Cell With Active Neutral Density Filter, Methods Of Manufacture, And Design Structure App 20120105692 - ACKERSON; Kristin M. ; et al.	2012-05-03
Self-dicing chips using through silicon vias Grant 8,168,474 - Adkisson , et al. May 1, 2	2012-05-01
Systems for real-time contamination, environmental, or physical monitoring of a photomask Grant 8,136,055 - Anderson , et al. March 13, 2	2012-03-13
Methods, Structures, And Design Structures For Improved Adhesion Of Protective Layers Of Imager Microlens Structures App 20120018832 - COONEY, III; Edward C. ; et al.	2012-01-26
Method of forming an inverted lens in a semiconductor structure Grant 8,003,428 - Barrett , et al. August 23, 2	2011-08-23
IC chip and design structure including stitched circuitry region boundary identification Grant 8,006,211 - Leidy , et al. August 23, 2	2011-08-23
Stitched circuitry region boundary identification for stitched IC chip layout Grant 7,958,482 - Leidy , et al. June 7, 2	2011-06-07
Delamination And Crack Resistant Image Sensor Structures And Methods App 20110129955 - Gambino; Jeffrey P. ; et al.	2011-06-02
Delamination and crack resistant image sensor structures and methods Grant 7,928,527 - Gambino , et al. April 19, 2	2011-04-19
Apparatus for real-time contamination, environmental, or physical monitoring of a photomask Grant 7,929,117 - Anderson , et al. April 19, 2	2011-04-19
Thick Bond Pad For Chip With Cavity Package App 20110068424 - Gambino; Jeffrey P. ; et al.	2011-03-24
Touching microlens structure for a pixel sensor and method of fabrication Grant 7,898,049 - Dillon , et al. March 1, 2	2011-03-01
Touching microlens structure for a pixel sensor and method of fabrication Grant 7,829,965 - Hoague , et al. November 9, 2	2010-11-09
Image sensor including spatially different active and dark pixel interconnect patterns Grant 7,825,416 - Gambino , et al. November 2, 2	2010-11-02
Stacked imager package Grant 7,824,961 - Adkisson , et al. November 2, 2	2010-11-02
CMOS imager array with recessed dielectric Grant 7,781,781 - Adkisson , et al. August 24, 2	2010-08-24
CMOS imager with Cu wiring and method of eliminating high reflectivity interfaces therefrom Grant 7,772,028 - Adkisson , et al. August 10, 2	2010-08-10
Enhanced Efficiency Solar Cells And Method Of Manufacture App 20100175750 - Gambino; Jeffrey P. ; et al.	2010-07-15
Stitched IC chip layout design structure Grant 7,707,535 - Dunham , et al. April 27, 2	2010-04-27
Stitched IC layout methods, systems and program product Grant 7,703,060 - Dunham , et al. April 20, 2	2010-04-20
Space tolerance with stitching Grant 7,687,210 - Leidy , et al. March 30, 2	2010-03-30
Methods For Real-time Contamination, Environmental, Or Physical Monitoring Of A Photomask App 20100029021 - Anderson; Brent A. ; et al.	2010-02-04
Systems For Real-time Contamination, Environmental, Or Physical Monitoring Of A Photomask App 20100031223 - Anderson; Brent A. ; et al.	2010-02-04
Damascene copper wiring optical image sensor Grant 7,655,495 - Adkisson , et al. February 2, 2	2010-02-02
Delamination And Crack Resistant Image Sensor Structures And Methods App 20090302406 - Gambino; Jeffrey P. ; et al.	2009-12-10
Ic Chip And Design Structure Including Stitched Circuitry Region Boundary Identification App 20090276739 - Leidy; Robert K. ; et al.	2009-11-05
Stitched Circuitry Region Boundary Indentification For Stitched Ic Chip Layout App 20090276748 - Leidy; Robert K. ; et al.	2009-11-05
Method Of Forming An Inverted Lens In A Semiconductor Structure App 20090242948 - Barrett; Terence ; et al.	2009-10-01
Apparatus For Real-time Contamination, Environmental, Or Physical Monitoring Of A Photomask App 20090244501 - Anderson; Brent A. ; et al.	2009-10-01
Image Sensor Including Spatially Different Active And Dark Pixel Interconnect Patterns App 20090224349 - Gambino; Jeffrey P. ; et al.	2009-09-10
Image sensor including spatially different active and dark pixel interconnect patterns Grant 7,537,951 - Gambino , et al. May 26, 2	2009-05-26
Stacked Image Method App 20090124047 - Adkisson; James W. ; et al.	2009-05-14
Stacked imager package Grant 7,521,798 - Adkisson , et al. April 21, 2	2009-04-21
Pixel sensor having doped isolation structure sidewall Grant 7,491,561 - Adkisson , et al. February 17, 2	2009-02-17
Space Tolerance With Stitching App 20080315124 - Leidy; Robert K. ; et al.	2008-12-25
Stitched Ic Chip Layout Design Structure App 20080209382 - Dunham; Timothy G. ; et al.	2008-08-28
Stitched Ic Chip Layout Methods, Systems And Program Product App 20080208383 - Dunham; Timothy G. ; et al.	2008-08-28
Cmos Imager Array With Recessed Dielectric App 20080116537 - Adkisson; James W. ; et al.	2008-05-22
Process For Protecting Image Sensor Wafers From Front Surface Damage And Contamination App 20080113456 - Codding; Steven R. ; et al.	2008-05-15
Image Sensor Including Spatially Different Active And Dark Pixel Interconnect Patterns App 20080111159 - Gambino; Jeffrey P. ; et al.	2008-05-15
Cmos Imager With Cu Wiring And Method Of Eliminating High Reflectivity Interfaces Therefrom App 20080108170 - Adkisson; James W. ; et al.	2008-05-08
Stacked imager package Grant 7,361,989 - Adkisson , et al. April 22, 2	2008-04-22
Stacked Imager Package App 20080088014 - Adkisson; James W. ; et al.	2008-04-17
Stacked Image Package App 20080073742 - Adkisson; James W. ; et al.	2008-03-27
CMOS imager with Cu wiring and method of eliminating high reflectivity interfaces therefrom Grant 7,342,268 - Adkisson , et al. March 11, 2	2008-03-11
Pixel Sensor Structure Including Light Pipe And Method For Fabrication Thereof App 20070187787 - Ackerson; Kristin M. ; et al.	2007-08-16
Damascene Copper Wiring Optical Image Sensor App 20070114622 - Adkisson; James W. ; et al.	2007-05-24
Pixel Sensor Having Doped Isolation Structure Sidewall App 20070087463 - Adkisson; James W. ; et al.	2007-04-19
Damascene copper wiring image sensor Grant 7,193,289 - Adkisson , et al. March 20, 2	2007-03-20
Damascene resistor and method for measuring the width of same Grant 7,176,485 - Leidy February 13, 2	2007-02-13
Pixel Sensor Having Doped Isolation Structure Sidewall App 20060267013 - Adkisson; James W. ; et al.	2006-11-30
Pixel sensor having doped isolation structure sidewall Grant 7,141,836 - Adkisson , et al. November 28, 2	2006-11-28
A Touching Microlens Structure For A Pixel Sensor And Method Of Fabrication App 20060261426 - Hoague; Timothy J. ; et al.	2006-11-23
Touching microlens structure for a pixel sensor and method of fabrication App 20060261427 - Dillon; John E. ; et al.	2006-11-23
An Extra Dose Trim Mask, Method Of Manufacture, And Lithographic Process Using The Same App 20060204859 - Leidy; Robert K. ; et al.	2006-09-14
Masked sidewall implant for image sensor Grant 7,098,067 - Adkisson , et al. August 29, 2	2006-08-29
A Cmos Imager With Cu Wiring And Method Of Eliminating High Reflectivity Interfaces Therefrom App 20060138480 - Adkisson; James W. ; et al.	2006-06-29
Masked Sidewall Implant For Image Sensor App 20060128126 - Adkisson; James W. ; et al.	2006-06-15
A Damascene Copper Wiring Image Sensor App 20060113622 - Adkisson; James W. ; et al.	2006-06-01
Contact hole profile and line edge width metrology for critical image control and feedback of lithographic focus Grant 6,944,578 - Bowley, Jr. , et al. September 13, 2	2005-09-13
Contact hole profile and line edge width metrology for critical image control and feedback of lithographic focus Grant 6,917,901 - Bowley, Jr. , et al. July 12, 2	2005-07-12
Method of fabricating a narrow polysilicon line Grant 6,884,722 - Grant , et al. April 26, 2	2005-04-26
Damascene resistor and method for measuring the width of same App 20050023641 - Leidy, Robert K.	2005-02-03
Contact hole profile and line edge width metrology for critical image control and feedback of lithographic focus App 20040267506 - Bowley, Reginald R. JR. ; et al.	2004-12-30
Damascene resistor and method for measuring the width of same Grant 6,815,319 - Leidy November 9, 2	2004-11-09
Reverse tone process for masks Grant 6,749,969 - Horak , et al. June 15, 2	2004-06-15
Method of fabricating a narrow polysilicon line App 20040077169 - Grant, Casey J. ; et al.	2004-04-22
Method and system for determining overlay tolerance Grant 6,716,559 - Leidy , et al. April 6, 2	2004-04-06
Damascene resistor and method for measuring the width of same App 20030197276 - Leidy, Robert K.	2003-10-23
Damascene resistor and method for measuring the width of same Grant 6,620,635 - Leidy September 16, 2	2003-09-16
Contact hole profile and line edge width metrology for critical image control and feedback of lithographic focus App 20030158710 - Bowley, Reginald R. JR. ; et al.	2003-08-21
Method of measuring the width of a damascene resistor App 20030155570 - Leidy, Robert K.	2003-08-21
Method and system for determining overlay tolerance App 20030113641 - Leidy, Robert K. ; et al.	2003-06-19
Reverse tone process for masks App 20030091907 - Horak, David V. ; et al.	2003-05-15
Wafer chuck having a removable insert Grant 6,513,796 - Leidy , et al. February 4, 2	2003-02-04
Wafer chuck having a removable insert App 20020117792 - Leidy, Robert K. ; et al.	2002-08-29
Transistor having raised source and drain Grant 6,420,766 - Brown , et al. July 16, 2	2002-07-16
Nested overlay measurement target Grant 6,350,548 - Leidy , et al. February 26, 2	2002-02-26
Method For Forming Sidewall Spacers Using Frequency Doubling Hybrid Resist And Device Formed Thereby App 20010021577 - BROWN, JEFFREY S. ; et al.	2001-09-13
Method for forming transistors with raised source and drains and device formed thereby Grant 6,255,178 - Brown , et al. July 3, 2	2001-07-03
ESD protection structure and method Grant 6,218,704 - Brown , et al. April 17, 2	2001-04-17
Method of photolithographically defining three regions with one mask step and self aligned isolation structure formed thereby Grant 6,147,394 - Bruce , et al. November 14, 2	2000-11-14
Method for forming transistors with raised source and drains and device formed thereby Grant 6,100,013 - Brown , et al. August 8, 2	2000-08-08
Method for forming sidewall spacers using frequency doubling hybrid resist and device formed thereby Grant 5,981,148 - Brown , et al. November 9, 1	1999-11-09
Method for forming sidewall spacers using frequency doubling hybrid resist and device formed thereby Grant 5,976,768 - Brown , et al. November 2, 1	1999-11-02
Method of photolithographically defining three regions with one mask step and self aligned isolation structure formed thereby Grant 5,972,570 - Bruce , et al. October 26, 1	1999-10-26
Method for forming cornered images on a substrate and photomask formed thereby Grant 5,959,325 - Adair , et al. September 28, 1	1999-09-28
Structure and process for buried diode formation in CMOS Grant 5,939,767 - Brown , et al. August 17, 1	1999-08-17
Process for buried diode formation in CMOS Grant 5,882,967 - Brown , et al. March 16, 1	1999-03-16
Embedded power and ground plane structure Grant 5,874,778 - Bhattacharyya , et al. February 23, 1	1999-02-23
Method and structure to reduce latch-up using edge implants Grant 5,861,330 - Baker , et al. January 19, 1	1999-01-19
Antifuse structure Grant 5,811,870 - Bhattacharyya , et al. September 22, 1	1998-09-22
Electrical test structure and method for space and line measurement Grant 5,552,718 - Bruce , et al. September 3, 1	1996-09-03

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.