LEE; Yung-Chung

Patent Applications and Registrations

Patent applications and USPTO patent grants for LEE; Yung-Chung.The latest application filed is for "pixel structure to improve bsi global shutter efficiency".

Company Profile

2.4.16

LEE; Yung-Chung - Hsin-Chu County TW
Lee; Yung-Chung - HsinChu TW
Lee; Yung-Chung - Chu-Pei TW
Lee; Yung-Chung - Taiwan TW
Lee; Yung-Chung - Chu-Pei City TW
LEE; Yung Chung - Hsinchu County TW
Lee; Yung-Chung - Taipei County TW
Lee; Yung-Chung - Pan Chiao TW
Lee, Yung-Chung - Pan Chiao City TW

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Pixel Structure To Improve Bsi Global Shutter Efficiency App 20210091126 - CHUANG; Kai-Chieh ; et al.	2021-03-25
Pixel structure to improve BSI global shutter efficiency Grant 10,930,698 - Chuang , et al. February 23, 2	2021-02-23
Pixel Structure To Improve Bsi Global Shutter Efficiency App 20190363115 - CHUANG; Kai-Chieh ; et al.	2019-11-28
Global Shutter High Dynamic Range Pixel And Global Shutter High Dynamic Range Image Sensor App 20180115731 - Lee; Yung-Chung ; et al.	2018-04-26
Method of manufacturing non-volatile memory cell using self-aligned metal silicide Grant 8,158,519 - Chen , et al. April 17, 2	2012-04-17
Method of manufacturing the double-implant nor flash memory structure Grant 8,012,825 - Wu , et al. September 6, 2	2011-09-06
Method For Fabricating Nor Semiconductor Memory Structure App 20110070710 - Lee; Yung-Chung	2011-03-24
Method Of Manufacturing Nor Flash Memory App 20110070707 - Lee; Yung-Chung	2011-03-24
Nor Flash Memory Structure With Highly-doped Drain Region And Method Of Manufacturing The Same App 20100230738 - Wu; Yider ; et al.	2010-09-16
Method Of Manufacturing Nor Flash Memory App 20100227460 - Wu; Yider ; et al.	2010-09-09
Double-implant Nor Flash Memory Structure And Method Of Manufacturing The Same App 20100171161 - Wu; Yider ; et al.	2010-07-08
Method Of Manufacturing Non-volatile Memory Cell Using Self-aligned Metal Silicide App 20100099262 - Chen; Yi-Hsiu ; et al.	2010-04-22
Flash Memory App 20090086548 - Wu; Yider ; et al.	2009-04-02
Method For Producing Shallow Trench Isolation App 20090004812 - LEE; Yung Chung	2009-01-01
Non-volatile Memory And Manufacturing Method And Operating Method Thereof App 20070108504 - Lee; Yung-Chung ; et al.	2007-05-17
Non-volatile Memory And Manufacturing Method And Operating Method Thereof App 20070108503 - Chen; Shi-Hsien ; et al.	2007-05-17
Non-volatile Memory And Manufacturing Method And Operating Method Thereof App 20070090453 - Lee; Yung-Chung ; et al.	2007-04-26
Trench power MOSFET in silicon carbide and method of making the same Grant 7,033,892 - Hsu , et al. April 25, 2	2006-04-25
Trench power MOSFET in silicon carbide and method of making the same App 20050266623 - Hsu, Chih-Wei ; et al.	2005-12-01
Trench power MOSFET in silicon carbide and method of making the same App 20040145011 - Hsu, Chih-Wei ; et al.	2004-07-29

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.