Lee; Wook Hyoung

Patent Applications and Registrations

Patent applications and USPTO patent grants for Lee; Wook Hyoung.The latest application filed is for "nonvolatile memory device and erasure method thereof".

Company Profile

0.20.13

Lee; Wook Hyoung - Suwon-si KR
Lee; Wook-Hyoung - Suwon N/A KR
Lee; Wook-Hyoung - Seongnam-si KR
Lee; Wook-Hyoung - Gyeonggi-do KR
Lee; Wook-Hyoung - Kyungki-do KR

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Speaker Grant D798,836 - Jung , et al. October 3, 2	2017-10-03
Home gateway Grant D730,351 - Lee , et al. May 26, 2	2015-05-26
Home gateway Grant D730,350 - Lee , et al. May 26, 2	2015-05-26
Non-volatile memory device having reference cells, and related method of setting reference current Grant 8,630,140 - Lee January 14, 2	2014-01-14
Nonvolatile memory device and erasure method thereof Grant 8,493,793 - Lee July 23, 2	2013-07-23
Memory device and method of manufacturing the same Grant 8,372,712 - Lee February 12, 2	2013-02-12
Semiconductor device having first and second device isolation layers formed of different insulation materials Grant 8,148,784 - Lee April 3, 2	2012-04-03
Nonvolatile Memory Device And Erasure Method Thereof App 20120069677 - Lee; Wook Hyoung	2012-03-22
Non-volatile Memory Device Having Reference Cells, And Related Method Of Setting Reference Current App 20120026799 - Lee; Wook-Hyoung	2012-02-02
Memory device and method of manufacturing the same App 20110124166 - Lee; Wook-Hyoung	2011-05-26
Memory device and method of manufacturing the same Grant 7,902,593 - Lee March 8, 2	2011-03-08
Nonvolatile memory device Grant 7,687,846 - Lee March 30, 2	2010-03-30
Semiconductor device including source strapping line Grant 7,679,122 - Lee March 16, 2	2010-03-16
Method Of Fabricating A Semiconductor Device Having First And Second Trenches Using Non-concurrently Formed Hard Mask Patterns App 20090236684 - LEE; Wook-Hyoung	2009-09-24
Method of fabricating a semiconductor device having first and second trenches using non-concurrently formed hard mask patterns Grant 7,550,363 - Lee June 23, 2	2009-06-23
Methods of fabricating semiconductor devices including trench device isolation layers having protective insulating layers and related devices Grant 7,427,533 - Lee , et al. September 23, 2	2008-09-23
Methods of forming semiconductor devices having a trench with beveled corners Grant 7,396,729 - Jeong , et al. July 8, 2	2008-07-08
Methods of fabricating flash memory devices including word lines with parallel sidewalls Grant 7,384,845 - Lee June 10, 2	2008-06-10
Semiconductor Device And Method For Forming The Same App 20080093655 - Lee; Wook-Hyoung ; et al.	2008-04-24
Memory device and method of manufacturing the same App 20080076218 - Lee; Wook-Hyoung	2008-03-27
Nonvolatile Memory Device And Method For Fabricating The Same App 20070128798 - Lee; Wook-Hyoung	2007-06-07
Semiconductor device including source strapping line App 20070096187 - Lee; Wook-Hyoung	2007-05-03
Semiconductor device and related method App 20070026633 - Lee; Wook-Hyoung	2007-02-01
Methods of fabricating semiconductor devices including trench device isolation layers having protective insulating layers and related devices App 20060286713 - Lee; Wook-Hyoung ; et al.	2006-12-21
Methods of forming semiconductor devices having a trench with beveled corners App 20060051926 - Jeong; Chul ; et al.	2006-03-09
Methods of fabricating flash memory devices including word lines with parallel sidewalls and related devices App 20050037572 - Lee, Wook-Hyoung	2005-02-17
Non-volatile memory device to protect floating gate from charge loss and method for fabricating the same Grant 6,818,511 - Lee November 16, 2	2004-11-16
Non-volatile memory device to protect floating gate from charge loss and method for fabricating the same App 20040087086 - Lee, Wook-Hyoung	2004-05-06

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.