loadpatents
Patent applications and USPTO patent grants for Lee; Tzung-Chi.The latest application filed is for "dummy poly layout for high density devices".
Patent | Date |
---|---|
Dummy Poly Layout For High Density Devices App 20210257351 - Chang; Yung Feng ;   et al. | 2021-08-19 |
Metal gate structure and methods thereof Grant 11,043,572 - Lee , et al. June 22, 2 | 2021-06-22 |
System and method of fabricating ESD FinFET with improved metal landing in the drain Grant 11,004,842 - Lee , et al. May 11, 2 | 2021-05-11 |
Metal Gate Structure And Methods Thereof App 20200152757 - LEE; Tzung-Chi ;   et al. | 2020-05-14 |
System and Method of Fabricating ESD FinFET With Improved Metal landing in the Drain App 20200051972 - Lee; Tzung-Chi ;   et al. | 2020-02-13 |
Metal gate structure and methods thereof Grant 10,535,746 - Lee , et al. Ja | 2020-01-14 |
System and method of fabricating ESD finFET with improved metal landing in the drain Grant 10,453,837 - Lee , et al. Oc | 2019-10-22 |
System And Method Of Fabricating Esd Finfet With Improved Metal Landing In The Drain App 20190252370 - Lee; Tzung-Chi ;   et al. | 2019-08-15 |
System and method of fabricating ESD FinFET with improved metal landing in the drain Grant 10,276,559 - Lee , et al. | 2019-04-30 |
Dummy fin cell placement in an integrated circuit layout Grant 10,204,202 - Hsieh , et al. Feb | 2019-02-12 |
Dummy fin cell placement in an integrated circuit layout Grant 10,141,296 - Hsieh , et al. Nov | 2018-11-27 |
Metal Gate Structure And Methods Thereof App 20180331199 - LEE; Tzung-Chi ;   et al. | 2018-11-15 |
Metal gate structure and methods thereof Grant 10,079,289 - Lee , et al. September 18, 2 | 2018-09-18 |
Metal Gate Structure And Methods Thereof App 20180182859 - LEE; Tzung-Chi ;   et al. | 2018-06-28 |
Dummy Fin Cell Placement In An Integrated Circuit Layout App 20180137232 - HSIEH; Tung-Heng ;   et al. | 2018-05-17 |
System And Method Of Fabricating Esd Finfet With Improved Metal Landing In The Drain App 20180130792 - Lee; Tzung-Chi ;   et al. | 2018-05-10 |
System and method of fabricating ESD FinFET with improved metal landing in the drain Grant 9,865,589 - Lee , et al. January 9, 2 | 2018-01-09 |
Dummy Fin Cell Placement In An Integrated Circuit Layout App 20180004882 - HSIEH; Tung-Heng ;   et al. | 2018-01-04 |
Method of fabricating a dummy gate structure in a gate last process Grant 8,530,326 - Lai , et al. September 10, 2 | 2013-09-10 |
Integrating a capacitor in a metal gate last process Grant 8,368,136 - Chuang , et al. February 5, 2 | 2013-02-05 |
Method Of Fabricating A Dummy Gate Structure In A Gate Last Process App 20120270379 - Lai; Su-Chen ;   et al. | 2012-10-25 |
Dummy gate structure for gate last process Grant 8,237,227 - Lai , et al. August 7, 2 | 2012-08-07 |
Device layout for gate last process Grant 8,125,051 - Chuang , et al. February 28, 2 | 2012-02-28 |
SOI devices Grant 7,812,379 - Cheng , et al. October 12, 2 | 2010-10-12 |
Methods for fabricating SOI devices Grant 7,803,674 - Cheng , et al. September 28, 2 | 2010-09-28 |
Dummy gate structure for gate last process App 20100052060 - Lai; Su-Chen ;   et al. | 2010-03-04 |
Integrating A Capacitor In A Metal Gate Last Process App 20100001332 - Chuang; Harry ;   et al. | 2010-01-07 |
Soi Devices And Methods For Fabricating The Same App 20090298243 - Cheng; Chung-Long ;   et al. | 2009-12-03 |
Soi Devices And Methods For Fabricating The Same App 20090218623 - Cheng; Chung-Long ;   et al. | 2009-09-03 |
SOI devices and methods for fabricating the same Grant 7,550,795 - Cheng , et al. June 23, 2 | 2009-06-23 |
SOI devices and methods for fabricating the same App 20080001188 - Cheng; Chung-Long ;   et al. | 2008-01-03 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.