name:-0.050373077392578
name:-0.077166080474854
name:-0.0035388469696045
LEE; Roger Patent Filings

LEE; Roger

Patent Applications and Registrations

Patent applications and USPTO patent grants for LEE; Roger.The latest application filed is for "hybrid integrated semiconductor tri-gate and split dual-gate finfet devices".

Company Profile
3.74.42
  • LEE; Roger - Shanghai CN
  • Lee; Roger - Muscat OM
  • Lee; Roger - Cheltenham GB
  • Lee; Roger - Eagle ID
  • Lee; Roger - Santa Ana CA US
  • Lee; Roger - US
  • Lee; Roger - Chung-Ho City TW
  • Lee; Roger - Danville CA
  • Lee; Roger - Chung-Ho TW
  • Lee; Roger - Taipei TW
  • Lee; Roger - Boise ID
  • Lee; Roger - Monrovia CA
  • Lee; Roger - Taipei Hsien TW
  • Lee; Roger - Bosie ID
  • Lee; Roger - Ben Lomond CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Trademarks
Patent Activity
PatentDate
Hybrid Integrated Semiconductor Tri-gate And Split Dual-gate Finfet Devices
App 20210134675 - XIAO; Deyuan ;   et al.
2021-05-06
Hybrid integrated semiconductor tri-gate and split dual-gate FinFET devices and method for manufacturing
Grant 10,923,399 - Xiao , et al. February 16, 2
2021-02-16
Earth boring tools having fixed blades, rotatable cutting structures, and stabilizing structures and related methods
Grant 10,704,336 - Bradshaw , et al.
2020-07-07
Display of intensity profile discs
Grant 10,417,921 - Cox , et al. Sept
2019-09-17
Earth Boring Tools Having Fixed Blades, Rotatable Cutting Structures, And Stabilizing Structures And Related Methods
App 20190153786 - Bradshaw; Robert ;   et al.
2019-05-23
Hybrid Integrated Semiconductor Tri-gate And Split Dual-gate Finfet Devices And Method For Manufacturing
App 20180174909 - Xiao; De Yuan ;   et al.
2018-06-21
Hybrid integrated semiconductor tri-gate and split dual-gate FinFET devices and method for manufacturing
Grant 9,922,878 - Xiao , et al. March 20, 2
2018-03-20
Display Of Intensity Profile Discs
App 20180025652 - COX; Stephen Christopher ;   et al.
2018-01-25
System and method for integrated circuits with cylindrical gate structures
Grant 9,673,060 - Xiao , et al. June 6, 2
2017-06-06
System And Method For Integrated Circuits With Cylindrical Gate Structures
App 20160260621 - XIAO; DE YUAN ;   et al.
2016-09-08
System and method for integrated circuits with cylindrical gate structures
Grant 9,373,694 - Xiao , et al. June 21, 2
2016-06-21
Method and structure for fabricating smooth mirrors for liquid crystal on silicon devices
Grant 9,310,643 - Lee , et al. April 12, 2
2016-04-12
System and method for integrated circuits with cylindrical gate structures
Grant 9,224,812 - Xiao , et al. December 29, 2
2015-12-29
Hybrid integrated semiconductor tri-gate and split dual-gate FinFET devices and method for manufacturing
Grant 9,202,762 - Xiao , et al. December 1, 2
2015-12-01
Droop tester apparatus and method
Grant 9,180,009 - Majkrzak , et al. November 10, 2
2015-11-10
System And Method For Integrated Circuits With Cylindrical Gate Structures
App 20150024559 - XIAO; DE YUAN ;   et al.
2015-01-22
Surrounding stacked gate multi-gate FET structure nonvolatile memory device
Grant 8,889,510 - Xiao , et al. November 18, 2
2014-11-18
System and method for integrated circuits with cylindrical gate structures
Grant 8,884,363 - Xiao , et al. November 11, 2
2014-11-11
Split dual gate field effect transistor
Grant 8,614,487 - Xiao , et al. December 24, 2
2013-12-24
Surrounding Stacked Gate Multi-gate Fet Structure Nonvolatile Memory Device
App 20130302951 - Xiao; De Yuan ;   et al.
2013-11-14
Array architecture for embedded flash memory devices
Grant 8,536,637 - Xu , et al. September 17, 2
2013-09-17
System And Method For Integrated Circuits With Cylindrical Gate Structures
App 20130228833 - Xiao; De Yuan ;   et al.
2013-09-05
Surrounding stacked gate multi-gate FET structure nonvolatile memory device
Grant 8,513,727 - Xiao , et al. August 20, 2
2013-08-20
3-D electrically programmable and erasable single-transistor non-volatile semiconductor memory device
Grant 8,471,323 - Xiao , et al. June 25, 2
2013-06-25
Hybrid Integrated Semiconductor Tri-gate And Split Dual-gate Finfet Devices And Method For Manufacturing
App 20130102116 - XIAO; DE YUAN ;   et al.
2013-04-25
Method and device for CMOS image sensing with multiple gate oxide thicknesses
Grant 8,383,445 - Lee , et al. February 26, 2
2013-02-26
Droop Tester Apparatus and Method
App 20120300063 - Majkrzak; Carolyn ;   et al.
2012-11-29
Hybrid Integrated Semiconductor Tri-gate And Split Dual-gate Finfet Devices And Method For Manufacturing
App 20120032732 - Xiao; DeYuan ;   et al.
2012-02-09
Method for making split dual gate field effect transistor
Grant 8,093,114 - Xiao , et al. January 10, 2
2012-01-10
Array Architecture For Embedded Flash Memory Devices
App 20110298032 - XU; DANIEL ;   et al.
2011-12-08
System and method for integrated circuits with cylindrical gate structures
App 20110291190 - Xiao; De Yuan ;   et al.
2011-12-01
Method And Device For Cmos Image Sensing With Multiple Gate Oxide Thicknesses
App 20110204425 - LEE; ROGER ;   et al.
2011-08-25
Surrounding Stacked Gate Multi-gate Fet Structure Nonvolatile Memory Device
App 20110163369 - Xiao; Deyuan ;   et al.
2011-07-07
3-d Electrically Programmable And Erasable Single-transistor Non-volatile Semiconductor Memory Device
App 20110084327 - XIAO; DE YUAN ;   et al.
2011-04-14
Method for Making Split Dual Gate Field Effect Transistor
App 20100087040 - Xiao; Deyuan ;   et al.
2010-04-08
Method and structure for fabricating capacitor devices for integrated circuits
Grant 7,670,900 - Lee , et al. March 2, 2
2010-03-02
Method for making split dual gate field effect transistor
Grant 7,582,517 - Xiao , et al. September 1, 2
2009-09-01
Method and Structure for Fabricating Smooth Mirrors for Liquid Crystal on Silicon Devices
App 20090200564 - Lee; Roger ;   et al.
2009-08-13
Lead frame for LED
App 20090166660 - Lee; Roger ;   et al.
2009-07-02
Method and structure for fabricating smooth mirrors for liquid crystal on silicon devices
Grant 7,527,993 - Lee , et al. May 5, 2
2009-05-05
Shaped Absorbent Particles
App 20080251027 - Kirsch; Bradley ;   et al.
2008-10-16
Light emitting diode (LED)
Grant D578,491 - Lee , et al. October 14, 2
2008-10-14
Method and Structure for Fabricating Capacitor Devices for Integrated Circuits
App 20080135906 - Lee; Roger ;   et al.
2008-06-12
MOS device for high voltage operation and method of manufacture
Grant 7,335,543 - Chen , et al. February 26, 2
2008-02-26
Method for making split dual gate field effect transistor
App 20070287246 - Xiao; Deyuan ;   et al.
2007-12-13
Split dual gate field effect transistor
App 20070181917 - Xiao; Deyuan ;   et al.
2007-08-09
Button apparatus with a speaker
Grant 7,043,042 - Huang , et al. May 9, 2
2006-05-09
MOS device for high voltage operation and method of manufacture
App 20050287753 - Chen, John ;   et al.
2005-12-29
Method and structure for fabricating smooth mirrors for liquid crystal on silicon devices
App 20050272177 - Lee, Roger ;   et al.
2005-12-08
Multiple thickness gate dielectric layers
Grant 6,946,713 - Gonzalez , et al. September 20, 2
2005-09-20
Mask-ROM process and device to prevent punch through using a halo implant process
Grant 6,940,135 - Chen , et al. September 6, 2
2005-09-06
Minimally spaced MRAM structures
Grant 6,885,051 - Durcan , et al. April 26, 2
2005-04-26
Minimally spaced MRAM structures
App 20040195609 - Durcan, D. Mark ;   et al.
2004-10-07
DRAM access transistor
Grant 6,780,732 - Durcan , et al. August 24, 2
2004-08-24
Self-aligned MRAM contact and method of fabrication
Grant 6,780,652 - Lee August 24, 2
2004-08-24
Self-aligned, trenchless mangetoresitive random-access memory (MRAM) structure with sidewall containment of MRAM structure
Grant 6,765,250 - Doan , et al. July 20, 2
2004-07-20
Mask-ROM process and device to prevent punch through using a halo implant process
App 20040126974 - Chen, Guoqing ;   et al.
2004-07-01
Dual gate dielectric construction
App 20040113229 - Gonzalez, Fernando ;   et al.
2004-06-17
Minimally spaced MRAM structures
Grant 6,750,069 - Durcan , et al. June 15, 2
2004-06-15
Button Apparauts With A Speaker
App 20040081329 - Huang, Chien-Lung ;   et al.
2004-04-29
Method for forming minimally spaced MRAM structures
Grant 6,689,661 - Durcan , et al. February 10, 2
2004-02-10
Method of forming self-aligned, trenchless mangetoresitive random-access memory (MRAM) structure with sidewall containment of MRAM structure
Grant 6,689,624 - Doan , et al. February 10, 2
2004-02-10
Method for forming minimally spaced MRAM structures
Grant 6,682,943 - Durcan , et al. January 27, 2
2004-01-27
Method of forming self-aligned, trenchless mangetoresistive random-access memory (MRAM) structure with sidewall containment of MRAM structure
Grant 6,653,154 - Doan , et al. November 25, 2
2003-11-25
Dual gate dielectric construction
Grant 6,653,675 - Gonzalez , et al. November 25, 2
2003-11-25
Self-aligned, trenchless mangetoresitive random-access memory (MRAM) structure with sidewall containment of MRAM structure
App 20030215961 - Doan, Trung T. ;   et al.
2003-11-20
Self-aligned, trenchless mangetoresitive random-access memory (MRAM) structure with sidewall containment of MRAM structure
App 20030207471 - Doan, Trung T. ;   et al.
2003-11-06
Minimally spaced MRAM structures
App 20030199106 - Durcan, D. Mark ;   et al.
2003-10-23
Novel DRAM access transistor
App 20030040154 - Durcan, D. Mark ;   et al.
2003-02-27
Liquid crystal display
Grant D468,311 - Lee January 7, 2
2003-01-07
DRAM access transistor
Grant 6,498,062 - Durcan , et al. December 24, 2
2002-12-24
Self-aligned MRAM contact and method of fabrication
App 20020182755 - Lee, Roger
2002-12-05
Method for forming minimally spaced MRAM structures
App 20020160541 - Durcan, D. Mark ;   et al.
2002-10-31
Novel Dram Access Transistor
App 20020160568 - Durcan, D. Mark ;   et al.
2002-10-31
Method for forming minimally spaced MRAM structures
App 20020146849 - Durcan, D. Mark ;   et al.
2002-10-10
Self-aligned, trenchless mangetoresitive random-access memory (MRAM) structure with sidewall containment of MRAM structure
App 20020132375 - Doan, Trung T. ;   et al.
2002-09-19
Self-aligned MRAM contact and method of fabrication
App 20020132464 - Lee, Roger
2002-09-19
Self-aligned, magnetoresitive random-access memory (MRAM) structure utilizing a spacer containment scheme
App 20020105035 - Sandhu, Gurtej ;   et al.
2002-08-08
Method of fabricating a dual gate dielectric
Grant 6,383,861 - Gonzalez , et al. May 7, 2
2002-05-07
Self-aligned, magnetoresistive random-access memory (MRAM) structure utilizing a spacer containment scheme
Grant 6,358,756 - Sandhu , et al. March 19, 2
2002-03-19
Fuse, memory incorporating same and method
App 20020016055 - Lee, Roger ;   et al.
2002-02-07
Dual gate dielectric construction
App 20010040258 - Gonzalez, Fernando ;   et al.
2001-11-15
Nonvolatile floating gate memory with improved interpoly dielectric
Grant 6,274,902 - Kauffman , et al. August 14, 2
2001-08-14
Method for making a floating gate memory with improved interpoly dielectric
Grant 6,177,311 - Kauffman , et al. January 23, 2
2001-01-23
Nonvolatile floating gate memory with improved interpoly dielectric
Grant 6,157,059 - Kauffman , et al. December 5, 2
2000-12-05
Programmable non-volatile memory cell and method of forming a non-volatile memory cell
Grant 6,137,133 - Kauffman , et al. October 24, 2
2000-10-24
Programmable non-volatile memory cell and method of forming a non-volatile memory cell
Grant 6,117,728 - Kauffman , et al. September 12, 2
2000-09-12
Parallel computer system including parallel storage subsystem including facility for correction of data in the event of failure of a storage device in parallel storage subsystem
Grant 5,987,622 - Lo Verso , et al. November 16, 1
1999-11-16
Pitvotal apparatus for flat display panel
Grant 5,923,528 - Lee July 13, 1
1999-07-13
Monitor
Grant D407,074 - Lee March 23, 1
1999-03-23
Method of manufacturing shallow trench source EPROM cell
Grant 5,807,778 - Lee September 15, 1
1998-09-15
Nonvolatile floating gate memory with improved interploy dielectric
Grant 5,780,891 - Kauffman , et al. July 14, 1
1998-07-14
Programmable non-volatile memory cell and method of forming a non-volatile memory cell
Grant 5,751,039 - Kauffman , et al. May 12, 1
1998-05-12
Method of forming a non-volatile memory array
Grant 5,661,054 - Kauffman , et al. August 26, 1
1997-08-26
Programming method for healing over-erased cells for a flash memory device
Grant 5,619,454 - Lee , et al. April 8, 1
1997-04-08
Method of making shallow trench source EPROM cell
Grant 5,445,981 - Lee August 29, 1
1995-08-29
Method of forming a floating gate programmable read only memory cell transistor
Grant 5,397,727 - Lee , et al. March 14, 1
1995-03-14
Laser marker
Grant 5,367,779 - Lee November 29, 1
1994-11-29
PC board connector
Grant 5,340,328 - Lee August 23, 1
1994-08-23
Shallow trench source eprom cell
Grant 5,297,082 - Lee March 22, 1
1994-03-22
Pen with a toy labyrinth incorporated therein
Grant 5,281,039 - Hsiung , et al. January 25, 1
1994-01-25
Inflatable slide
Grant D340,965 - Lee November 2, 1
1993-11-02
Semiconductor memory device with circuit for isolating arrayed memory cells, and method for isolating
Grant 5,245,569 - Gonzalez , et al. September 14, 1
1993-09-14
Method of fabricating vertically integrated oxygen-implanted polysilicon resistor
Grant 5,232,865 - Manning , et al. August 3, 1
1993-08-03
Inflatable rocking horse
Grant D333,326 - Lee February 16, 1
1993-02-16
Vertically integrated oxygen-implanted polysilicon resistor
Grant 5,159,430 - Manning , et al. October 27, 1
1992-10-27
Device for fastening electronic components in PC board
Grant 5,137,245 - Lee August 11, 1
1992-08-11
Splint
Grant 4,419,991 - Lee December 13, 1
1983-12-13
Company Registrations
NCAGE Code5EZX6LEE ROGER
CAGE Code5EZX6LEE, ROGER
DUNS830346792LEE, ROGER
SEC0001713973Lee Roger

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed